Rambus DDR3 Interface Solution Selected by Panasonic

                                              Architecture enables data rates up to 1.6Gbps

Los Altos, California, United States — January 15, 2009 — Rambus Inc. (Nasdaq: RMBS), one of the world's premier technology licensing companies specializing in high-speed memory architectures, today announced that Panasonic Corporation (NYSE: PC) has licensed Rambus' DDR3 memory controller interface solution for system LSI implementation in consumer electronics products. This fully-integrated macro cell architecture provides the physical layer (PHY) interface between the controller logic and DDR3 DRAM devices to achieve data rates up to 1.6Gbps.

"Rambus' high-performance memory interface solutions are valuable for our portfolio of world-class consumer products," said Satoru Fujikawa, Director of Strategic Semiconductor Development Center at Panasonic Corporation. "This DDR3 memory interface solution further extends our ability to offer innovative features and higher levels of performance to meet the needs of our customers worldwide."

To enable a reliable system environment for high-volume production and first-silicon success, the Rambus DDR3 memory architecture incorporates patented Rambus innovations such as FlexPhase™ timing adjustment circuits for precise on-chip data alignment with the clock, calibrated output drivers, and on-die termination.

"Faster bus speeds and higher peak throughput are critical enablers of future application performance," said Sharon Holt, senior vice president of Licensing and Marketing at Rambus. "The Panasonic team is at the forefront of driving a new generation of digital products and our advanced DDR3 memory architecture achieves improved time-to-market, higher performance, and greater system reliability."

Rambus interface solutions provide a comprehensive architecture and system design, as well as design models and integration tools. Included in the solution are reference GDSII database, timing models, layout verification netlists, gate-level models, place-and-route outline, and placement guidelines. Package design and system board layout services are also available. For more information about the Rambus DDR3 memory controller interface please visit www.rambus.com/ddr.

About Rambus Inc.

Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' innovations and solutions enable unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as a range of leadership and industry-standard memory solutions. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan and Taiwan. Additional information is available at www.rambus.com.



Contact:

Linda Ashmore
Rambus Public Relations
Tel.: (650) 947-5411
E-mail: Email Contact




Review Article Be the first to review this article
Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise