Calypto CTO to Present Low-Power Tutorial During VLSI Conference in India

SANTA CLARA, Calif.—(BUSINESS WIRE)—January 5, 2009— Calypto™ Design Systems Inc., the leader in sequential analysis technology, announced today that Anmol Mathur, Calypto’s chief technology officer, will present a tutorial on system-on-chip (SoC) power reduction. It will be held on Thursday, January 8, during the 22nd International Conference on VLSI Design in New Delhi, India.

The Session T3 tutorial titled, “Power Reduction Techniques and Flows at RTL and System Level,” will describe several approaches to power reduction at the register transfer level (RTL) and system level. Attendees will gain an understanding of the various electronic design automation (EDA) tools and flows that can utilize standardized power intent formats for functional verification, RTL power optimization, logic synthesis and physical design. Qi Wang, senior architect in the Front End Design Group of Cadence Design Systems, co-authored the tutorial paper and will share presentation duties with Dr. Mathur.

For more details on Calypto, go to: www.calypto.com.

To find out more about the VLSI Conference, visit: http://vlsiconference.com/vlsi2009/.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at: www.calypto.com.

Calypto, PowerPro, SLEC and Enabling ESL are trademarks of Calypto Design Systems Inc. All other trademarks are property of their respective owners.



Contact:

Public Relations for Calypto Design Systems
Nanette Collins, 617-437-1822
Email Contact


Rating:


Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for intersil at Morrisville, NC
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise