Dolphin Integration announces four times faster VHDL-AMS simulation with SMASH™

Grenoble, France, December 22nd, 2008 - DOLPHIN Integration announces the immediate availability of an update to SMASH 5.11 which delivers up to a four-fold acceleration of VHDL-AMS simulation speed compared to previous releases for complex models using vectors and matrices.

As SMASH was already up to 10x faster than alternative solutions, this astounding 4x acceleration leaves competition in the dust!

SMASH was already the standard setting EDA solution for multi-domain modeling with VHDL-AMS: benchmarks and industrial use have repeatedly demonstrated that SMASH offers the best coverage of the VHDL-AMS standard, as well as a major edge on all other solutions for accuracy and meaningful convergence. For instance, proper support of tolerances is one of the cornerstones of the speed and accuracy offered by SMASH.

The micro-electronics user community of SMASH already leverages these VHDL-AMS capabilities to model the blocks of their ASICs and to reduce drastically the overall simulation time of their circuits. It also enables them to simulate complete systems, for instance within the rapidly expanding field of MEMS and Mechatronics.

And of course, this improvement will delight the growing community of scientists developing advanced multi-domain models who particularly appreciate the VHDL-AMS language support allowing to create highly compact models with mathematical expressions leveraging vector and matrix operation capabilities supported by SMASH.

The free Seduction option is available as always for download at http://www.dolphin.fr/medal/smash/smash_download.php

Don't wait any longer and SMASH your bugs!

Already available under Linux, Solaris and Windows.

More information at http://www.dolphin.fr/medal/smash/smash_overview.php

Or contact us at medal@dolphin-integration.com

 




Review Article Be the first to review this article
Featured Video
Jobs
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
ASIC FPGA Verification Engineer for General Dynamics Mission Systems at Bloomington, MN
SOC Logic Design Engineer for Global Foundaries at Santa Clara, CA
Sr. Staff Design SSD ASIC Engineer for Toshiba America Electronic Components. Inc. at San Jose, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Upcoming Events
DVCon 2017 Conference at DoubleTree Hotel San Jose CA - Feb 27 - 2, 2017
IoT Summit 2017 at Great America ballroom, Santa Clara Convention Center Santa Clara CA - Mar 16 - 17, 2017
SNUG Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Mar 22 - 23, 2017
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy