ESTECO Srl is proud to announce the release 4.1 of the multi-objective optimization and design environment software modeFRONTIER

December 15, 2008 -- modeFRONTIER is a state of-the-art PIDO tool written to allow easy coupling to almost any Computer-Aided-Engineering (CAE)
tool. Release 4.1 now provides an even more powerful and user-friendly tool to users around the globe than previous versions.

Among the modeFRONTIER v4.1 highlights are:

  • new integration nodes (Moldflow MPI, Flowmaster V7, GT-SUITE, LMS Virtual.Lab)
  • new optimization algorithms
  • new DOE samplers (Space Fillers, Data Set reducers, ...)
  • Post-Processing capabilities


DOE Algorithms
New features have been added to the algorithms in the DOE Sequence..

Schedulers and Optimizer
New features have been added to new the list of algorithms available in the Scheduler and Optimizers..

Response Surface Algorithms
Evolutionary Design is now available, which implements a symbolic regression technique based on
GP (Genetic Programming)..

Data Mining
New functions have been added to the Tools and Charts in order to make life easier for users when exploring and assessing the data available in the Design Space tables..

The Workflow
New features have been added to the list of CAD/CAE Nodes available in the Workflow library..

Design Target node: it is now possible to easily assign a vector as target function, by importing from an external text file or pasting the data values from the clipboard. This feature, coupled with the Levenberg-Marquardt algorithm, is ideally suited for most of the common curve-fitting design problems

...and much more

Please visit www.esteco.com to read more about the latest enhancements of the modeFRONTIER technology.

 



Read the complete story ...


Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy