Genesys Logic Selects nSys for SuperSpeed USB Verification

November 18, 2008 – nSys Design Systems Pvt. Ltd. (nSys), developers of the World’s largest portfolio of Verification IPs today announced that Genesys Logic, Inc. has licensed nVS (nSys Verification Suite) for SuperSpeed USB for the development of the SuperSpeed based designs. Genesys Logic engineers are using the nVS verification IP to simulate, and verify the USB 3.0 interface of the next generation Genesys Logic chips. The use of nVS will help the Genesys Logic team eliminate bugs at the pre-silicon stage at a much faster rate than they had anticipated, reducing time-to-market while having higher quality end products.

"The USB 3.0 nVS is providing us independent interpretation of the SuperSpeed USB specifications," said Tina Chen, VP Engineering at Genesys Logic. “The nVS is helping find bugs before the design is implemented in silicon. We have been using other Verification IPs from nSys for the last several years and the consistency of interface and operation across the nVS family helped us drastically reduce the learning curve and hence Accelerated our SuperSpeed USB based design."
Genesys Logic specializes in high speed I/O technology, specifically USB 2.0 and PCI Express chip technology development. In this area, Genesys Logic is one of Taiwan's most outstanding companies.
"nSys is focused on providing industry leaders such as Genesys Logic with tools for verifying designs based upon SuperSpeed USB," said Atul Bhatia, CEO nSys Design Systems. “We are pleased to deliver USB 3.0 nVS to early adopters who are eager to verify their SuperSpeed USB designs."

About USB 3.0 nVS: The USB 3.0 nVS (nSys Verification Suite) is a complete verification solution consisting of Bus Function Model (BFM), Monitor, Checker and Test Suites for functional verification of all types of USB 3.0 based designs. The nVS allows design and verification engineers to quickly and extensively test the entire functionality of USB 3.0 compliant devices. Availability of Test Suites enables the designer to focus on features unique to the design. The nVS family of products are available in SystemVerilog (OVM/VMM) and Verilog. All the nVS family of products are integrated to work with popular languages/environments like ‘e’, SystemC, OpenVera and VHDL.
For more information and to register for Evaluation license of USB 3.0 nVS, visit:

The USB 3.0 nVS is available now for all popular simulators and verification environments.
About nSys: nSys leverages the world’s largest portfolio of Verification IPs it has developed, to provide products & services to Accelerate Designs of its customers developing ASIC or FPGA. The nVS family has proven VIPs for standard interfaces such as PCI Express, Ethernet, SATA, SAS, AXI, USB, SDIO, DDR3, DDR2 etc. For more information, please visit

About Genesys Logic: Established 1997 in Taipei County, Taiwan, Genesys Logic's primary business is the design and research and development of electric circuits, semiconductors, digital communications products, computer peripherals, and other related products. Genesys Logic specializes in high speed I/O technology, specifically USB 2.0 and PCI Express chip technology development. In this area, Genesys Logic is one of Taiwan's most outstanding companies.

In the USB market, Genesys Logic makes use of its own core technology design, aside from computer market applications; Genesys Logic has also applied the technology in consumer electronics and telecommunications products.
For more information, please visit Genesys Logic, Inc. at

Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
CAD/CAM Regional Account Manager (Pacific Northwest) for Vero Software Inc. at Seattle, WA
Upcoming Events
2017 IoT Developers Conference at Santa Clara Convention Center California - Apr 26 - 27, 2017
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Verific: SystemVerilog & VHDL Parsers

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy