Calypto to Present at Low-Power Design Summit

SANTA CLARA, Calif.—(BUSINESS WIRE)—September 30, 2008— Calypto Design Systems Inc., the leader in sequential analysis technology, will present at the one-day Low-Power Design Summit Wednesday, October 1, hosted by the Power Forward Initiative. The technical event will be held at Cadence Design Systems Pebble Beach Conference Room in Building 5 in San Jose, Calif.

 

Anmol Mathur, Calyptos chief technology officer and founder, will present, Sequential Transformations for Low Power, during Track 4: Architectural low-power trade-off techniques. The session begins at 1:30 p.m.

The event is free and open to hardware engineers working on or considering low-power design techniques. Attendees will hear from low-power experts, such as Dr. Mathur, about best practices and proven capabilities that can be adopted to design low-power wireless and wired electronics.

For more details on Calypto, go to: www.calypto.com.

To learn more on the Low-Power Design Summit, visit: www.powerforward.org.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide , is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at: www.calypto.com.

Calypto, PowerPro, SLEC and Enabling ESL are trademarks of Calypto Design Systems Inc. All other trademarks are property of their respective owners.



Contact:

Public Relations for Calypto Design Systems
Nanette Collins, 617-437-1822
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy