Cadence Works With SMIC to Deliver Virtuoso IC 6.1-Enabled Mixed-Signal Reference Flow and Process Design Kit

SAN JOSE, CA -- (MARKET WIRE) -- Sep 23, 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced it has worked with SMIC, one of the world's leading foundries, to develop a mixed-signal reference flow and process design kit (PDK) compliant with the latest version of the Cadence® Virtuoso® custom design platform. The reference flow and PDK, available now, was developed for mutual customers working on mixed-signal chips designed for SMIC's 130-nanometer process.

"Our collaboration with Cadence helps to drive our goal of continuing to enable the Chinese semiconductor market," said David Lin, senior director of SMIC Design Services Department. "As a leader in mixed-signal design solutions, Cadence has provided its unique technology and expertise to create this reference flow. This solution will help to facilitate analog mixed-signal design for the growing consumer, networking and wireless markets."

The mixed-signal reference flow is based on SMIC's 130-nanometer mixed-mode, radio-frequency PDK and the Cadence Virtuoso and design for manufacturing technologies. It provides design teams a reference design environment, baseline flow and an example design demonstrating how designers can successfully use SMIC process technology and the Cadence Virtuoso IC 6.1 platform. The optimized and predictable schematic-to-GDSII flow provides design teams an excellent guide for creating SoCs or developing a flow of their own.

"The need for qualified 130-nanometer PDKs for RF/mixed-signal designs is very clear," said Sandeep Mehndiratta, group director for the custom IC platform at Cadence. "SMIC's flow and PDK offering supporting our Virtuoso IC 6.1 technology creates a powerful combination to help our mutual customers tackle today's mixed-signal design challenges."

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Virtuoso are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact





Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
NEC: CyberWorkbench
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy