Tanner EDA Delivers First 64-Bit Physical Verification Tool Suite on Windows (x64) Platform

MONROVIA, Calif.—(BUSINESS WIRE)—September 16, 2008— Tanner EDA, the world leader in PC-based analog and mixed-signal IC design tools, today announced the immediate availability of 64-Bit HiPer Verify for Windows. Tanner has ported its flagship physical verification product to the Windows Vista (x64) platform to provide customers the increased capacity and higher performance critical for designing todays most complex designs.

64-Bit Physical Verification on your lap

With 64-bit architecture, HiPer Verify will substantially increase the size of designs that our customers can handle, said Dan Hamon, General Manager, Tanner EDA. Coupled with the ability to read Caliber® rule files directly from the foundry and the inherent mobility of the Windows PC platform our customers can now work on the largest of designs, where they want and when they want.

As with the 32-bit version, 64-bit HiPer Verify fully supports hierarchical foundry-compatible rules, allowing it to run Mentors Calibre and Cadences Dracula® foundry files natively, without conversion or modification. We upgraded to 64-bit HiPer Verify and used it to verify one of our latest designs that included full synthesized logic, commented Mike Chapman, Sr. engineer at Roundtrip LLC. It was a breeze and we certainly could not have done this in-house on the previous platform.

Availability

HiPer Verify 64-Bit is available now with Tanner Tools v13.11, supporting the Windows Vista® (x64) platform. Pricing is identical to the 32-bit version. For more information, contact Tanner EDA at Email Contact or call 1-877-325-2223 (inside U.S.) or 1-626-471-9701 (outside U.S.).

About Tanner EDA

Tanner EDA is a leading provider of easy-to-use, PC-based electronic design automation (EDA) software solutions for the design, layout and verification of analog and mixed-signal ICs and MEMS. For more information on Tanner EDA products, visit http://www.TannerEDA.com.



Contact:

Tanner EDA
Ian Gabbitas, 626-471-9724
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy