Tanner EDA Delivers First 64-Bit Physical Verification Tool Suite on Windows (x64) Platform

MONROVIA, Calif.—(BUSINESS WIRE)—September 16, 2008— Tanner EDA, the world leader in PC-based analog and mixed-signal IC design tools, today announced the immediate availability of 64-Bit HiPer Verify for Windows. Tanner has ported its flagship physical verification product to the Windows Vista (x64) platform to provide customers the increased capacity and higher performance critical for designing todays most complex designs.

64-Bit Physical Verification on your lap

With 64-bit architecture, HiPer Verify will substantially increase the size of designs that our customers can handle, said Dan Hamon, General Manager, Tanner EDA. Coupled with the ability to read Caliber® rule files directly from the foundry and the inherent mobility of the Windows PC platform our customers can now work on the largest of designs, where they want and when they want.

As with the 32-bit version, 64-bit HiPer Verify fully supports hierarchical foundry-compatible rules, allowing it to run Mentors Calibre and Cadences Dracula® foundry files natively, without conversion or modification. We upgraded to 64-bit HiPer Verify and used it to verify one of our latest designs that included full synthesized logic, commented Mike Chapman, Sr. engineer at Roundtrip LLC. It was a breeze and we certainly could not have done this in-house on the previous platform.

Availability

HiPer Verify 64-Bit is available now with Tanner Tools v13.11, supporting the Windows Vista® (x64) platform. Pricing is identical to the 32-bit version. For more information, contact Tanner EDA at Email Contact or call 1-877-325-2223 (inside U.S.) or 1-626-471-9701 (outside U.S.).

About Tanner EDA

Tanner EDA is a leading provider of easy-to-use, PC-based electronic design automation (EDA) software solutions for the design, layout and verification of analog and mixed-signal ICs and MEMS. For more information on Tanner EDA products, visit http://www.TannerEDA.com.



Contact:

Tanner EDA
Ian Gabbitas, 626-471-9724
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Jobs
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise