Apache Design Solutions to Present at EMC Europe 2008, a Technical Paper on Model Development and Validation for EMC

SAN JOSE, Calif.—(BUSINESS WIRE)—September 8, 2008— Apache Design Solutions, the technology leader in power, noise, and reliability (PNR) signoff for chip, package, and system designs, today announced that the company will present a technical paper on development and validation of a microcontroller model for EMC (ElectroMagnetic Compatibility) at the EMC Europe 2008 conference being held September 8 12, 2008 in Hamburg, Germany. EMC lab of Missouri University and Texas Instruments are co-authors of the technical paper.

WHO:   Apache Design Solutions, Inc.
 
WHAT: Technical session on the development and validation of microcontroller power delivery network model for EMC with correlated results presented by Pius Ng of Apache Design Solutions, Jason Whiles and Haixiao Weng of Texas Instruments, and Shaohua Li, Hemant Bishnoi, David Pommerenke, and Daryl Beetner of Missouri University.
 
WHERE:

EMC Europe 2008, Hamburg University of Technology (TUHH), Hamburg, Germany. For more information please visit www.emceurope2008.org.

 
WHEN: Tuesday, September 9, 2008, 13:30 - 14:00

About Apache Design Solutions

Apache delivers the industrys leading power, noise, and reliability (PNR) signoff solutions for chip, package, and system designs. Apaches innovative platforms consider multiple noise sources that impact the designsuch as power, signal, package / system IO, substrate, and temperatureand enable engineers to optimize and validate their designs. Certified by TSMC and Common Platform Reference Flows, Apaches products are adopted by 80% of the top IDM, fabless semiconductor, and foundries for risk mitigation, cost reduction, and time-to-market improvements. Apache is a global company with R&D centers and direct sales / support offices worldwide. For more information, visit www.apache-da.com.



Contact:

Apache Design Solutions
Yukari Ohno, 408-457-2000
Email Contact
or
Public Relations for Apache
Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Verification Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy