DOLPHIN Integration completes its 65 nm Library with the AURIGA sROMet

Grenoble. September 2, 2008. The launch of a new ROM architecture in advanced fabrication nodes is turning to a non-event because the memory becomes an invisible partaker in the area of any SoC of decent size.

But the new sROMet AURIGA demonstrates an outstanding architectural property for a single metal programmable solution. Indeed it reuses the same architecture as its twin spRAM URANUS. Identically, it stars an LCL option for ultra Low Power Consumption and extremely Low Leakage, as well as a BCD option for the Best compromise of Power Consumption and Density Density, both for 65 nm and 90 nm LP processes.

Three issues were at stake for positioning such advanced products most professionally.
  • The memory business for decades was focused on speed and density so as to make embedded memories competitive against external DRAMs. Already games were being played with respect to professionalism by specifying explicitly neither the "Read Margins", nor the high dependency of fabrication yield on their sizing. Dolphin Integration has reacted by making explicit and reasonable the choices of Read Margin.

  • Then came the time when centralized embedded memories were exploded into scattered SRAMs of lesser size, while the emphasis had to be put on a diversity of optimizations including the growing concern for low power consumption, either dynamic, or static or both. New games could then be played with respect to professionalism by not spelling-out the operating conditions, but Dolphin Integration has in the meantime published explicit benchmarks of modes, types and access frequencies.

  • A new consideration has become prevalent for the business of silicon design libraries: SoC integrators now expect an offering for a complete set of Standard Cells, RAMs and ROMs, consistent in terms of the performance mix between Power-Consumption, Area, Speed and Leakage. This is why AURIGA provides the final touch to the recent launches of the Standard Cell Library SESAME BTF (for Back-Tracking Freedom) and of the URANUS spRAM.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.

DOLPHIN Integration SA with social Capital of 1,295,120 € - www.dolphin.fr
ISIN: FR0004022754/ ALDOL - Bloomberg: ALDOL FP - Reuters: ALDOL.PA
ICB 9576. Semiconductors.

Contacts:
Michel DEPEYROT, Executive Chairman - Email Contact
ATOUT CAPITAL, Listing Sponsor,
Cedric BEUDIN, (33) 1 56 69 61 83 - Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Staff Software Engineer - (170059) for brocade at San Jose, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy