All Power Manager and ispClock Devices Also Supported

HILLSBORO, OR -- AUGUST 23, 2008 -- Lattice Semiconductor (NASDAQ: LSCC) today announced the release of its PAC-Designer® software design tool suite, version 4.99a. The tool suite now supports Lattice’s AECQ100-qualified automotive Power Manager II (LA-ispPAC®-POWR1014/A) devices. The PAC-Designer tool suite also provides easy to use, point-and-click, intuitive design and verification support for all Power Manager and ispClock™ mixed signal devices.

“Today’s automotive designs use advanced CPUs, FPGAs and ASICs, which increases the number of board-mounted power supplies,” said Stan Kopec, Lattice corporate vice president of marketing. “Using Lattice’s PAC-Designer software tools, designers can quickly implement and fine tune the power management algorithm used to control and monitor these diverse power supplies. The resulting board-specific power management design is more accurate, requires less circuit board area and costs less than traditional designs using multiple off-the-shelf dedicated devices.”

The Benefits of PAC-Designer Software
Common power management functions found on circuit boards include hot-swap control, voltage supervision, supply sequencing and reset generation. To ensure board reliability, all board-mounted power supplies should be sequenced and monitored via a power management algorithm. Typically, the power management algorithm is either changed or fine tuned during the board debug process to meet unforeseen device power-up behavior. Traditional solutions are hard-wired and cannot be changed without an expensive board re-spin. Lattice’s Windows-based PAC-Designer software enables implementation of a new power management algorithm in Lattice’s Power Manager II devices within minutes.

Similarly, clock network designs require timing adjustments during the board debug phase. The Lattice ispClock devices support an in-system programmable skew mechanism. Using the PAC-Designer software, designers can precisely alter the clock skew of each of the clock nets. Traditionally, clock skew has been implemented by “snaking” clock traces on the board, and any change to the skew was implemented through a time consuming, expensive board re-spin. Using the PAC-Designer software, the clock network skew is altered simply by reprogramming the ispClock device.

Pricing and Availability
The PAC-Designer software is available now and can be downloaded free of charge from the Lattice website,

About Lattice Automotive Power Manager II Devices
The Lattice Automotive Power Manager II device family includes the LA-ispPAC-POWR1014 and LA-ispPAC-POWR1014A. The LA-ispPAC-POWR1014 device integrates a 24 macrocell PLD and 10 analog voltage monitoring inputs, each with dual precision voltage monitoring comparators with an accuracy of 0.3%. In addition, the LA-ispPAC-POWR1014A device integrates a 10-bit Analog to Digital Converter (ADC) for voltage measurements and an I2C interface that enables a microcontroller or processor to read the status of all the comparators, inputs as well as outputs. Both the POWR1014 and POWR1014A devices have been ruggedized to operate across a wide range of power supply voltages, from 2.8V to 3.9V.

About Lattice ispClock Devices

There are two programmable Lattice ispClock families: the ispClock5600A family (in-system programmable zero-delay clock generation and distribution) and the ispClock5300S family (in-system programmable zero-delay clock distribution). Users can standardize on these devices across a wide variety of designs instead of using a separate set of single-function clock devices on each board design.

The ispClock5600A devices provide seven on-chip counters for the generation of up to 5 clock frequencies. The E2CMOS®-based ispClock5600A device can source up to 20 clock outputs, each with independently programmable output skew, I/O standard and frequency selection.

The ispClock5300S devices integrate a zero-delay buffer and fan-out buffers with independently programmable skew, I/O standard and output termination impedance.

About Lattice Semiconductor

Lattice Semiconductor Corporation provides the industry’s broadest range of Programmable Logic Devices ( PLD), including Field Programmable Gate Arrays ( FPGA), Complex Programmable Logic Devices ( CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.

Lattice continues to deliver “More of the Best” to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.

Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit

Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company’s Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.


Brian Kiernan
Corporate Communications Manager
Lattice Semiconductor Corporation
Tel: 503-268-8739
Fax: 503-268-8193
E-mail: Email Contact

Review Article Be the first to review this article


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy