Calypto's PowerPro CG Selected by AMD to Reduce Power in Processor Designs

SANTA CLARA, Calif.—(BUSINESS WIRE)—August 4, 2008— Calypto Design Systems Inc., the leader in sequential analysis technology, said today that AMD (NYSE: AMD) has selected PowerPro CG (for clock gating) to help optimize power consumption in its next generation of AMD visual media processors.

AMD chose PowerPro CG because of its unique ability to reduce power under peak operating conditions, thus helping to improve the performance-per-watt in its high-performance, energy-efficient and visually realistic solutions. A leader in energy-efficient design, AMD selected PowerPro CG after evaluation on multiple designs and applications.

The ease-of-use of the PowerPro CG RTL clock gate optimization provided our engineers with the ability to identify opportunities to improve clock gating with minimal effort, says David Hui, fellow, Silicon Engineering, AMD. PowerPro CG demonstrates the impressive power optimization capabilities and results appropriate for use on future AMD designs.

PowerPro CG, based on Calyptos patented Sequential Analysis Technology, helps reduce peak and total dynamic power. PowerPro CG evaluates circuit behavior across multiple clock cycles to identify and insert sequential clock gating enable logic into the original RTL code while maintaining all user defined pragmas and comments. PowerPro CG consistently produces better results in significantly less time than manual clock gating.

AMD is a recognized leader in energy-efficient processing solutions and a long time customer of Calypto products, adds Mitch Dale, marketing director of Calypto Design System. We are pleased to be working with AMD on todays foremost low power design flow.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program and the Mentor Graphics OpenDoor program. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at:

Calypto, PowerPro, SLEC and Enabling ESL are trademarks of Calypto Design Systems Inc. Other products and company names may be trademarks or registered trademarks of their respective companies.


Public Relations for Calypto Design Systems
Nanette Collins, 617-437-1822
Email Contact

Review Article Be the first to review this article
CST Webinar Series


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Acquiring Mentor: Four Good Ideas, One Great
More Editorial  
Manager, Field Applications Engineering for Real Intent at Sunnyvale, CA
Upcoming Events
DeviceWerx - 2016 at Green Valley Ranch Casino & Resort Las Vegas NV - Nov 3 - 4, 2016
2016 International Conference On Computer Aided Design at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
ICCAD 2016, Nov 7-10, 2016 at Doubletree Hotel in Austin, TX at Doubletree Hotel Austin TX - Nov 7 - 10, 2016
Electric&Hybrid Aerospace Technology Symposium 2016 at Conference Centre East. Koelnmesse (East Entrance) Messeplatz 1 Cologne Germany - Nov 9 - 10, 2016
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy