edXact Joins Synopsys in-Sync Interoperability Program

GRENOBLE, France—(BUSINESS WIRE)—July 16, 2008— Backend verification specialist edXact SA today announced that it has joined Synopsys in-Sync® interoperability program. The in-Sync program establishes relationships between Synopsys and other EDA vendors to enable customer flows to run as smoothly as possible.

edXact (Voiron, France) provides software solutions that help semiconductor designers to remove the backend verification bottleneck, while maintaining their existing design flow and achieving tape-out accuracy. Through the in-Sync program, edXact has access to Synopsys timing analysis and fastspice tools, as well as its parasitic extraction toolset, to establish and test a smooth interoperable design flow between Jivaro and Synopsys products for the benefit of its mutual customers.

We recognize that designers dont have the time to fix interoperability problems between software tools, said Karen Bartleson, sr. director of Interoperability Programs at Synopsys. in-Sync establishes relationships with EDA vendors in order to facilitate this interoperability.

We are excited to be part of the in-Sync program, said Mathias Silvant, edXact President. This means that a number of customers who are demanding or using the proposed flows will benefit from our collaboration.

About EdXact

Founded in 2004, edXact SA focuses on electronic design tools aimed at physical verification tasks. edXacts innovative model order reduction technology helps accelerate extensive backend verifications in complex IC design cycles. edXacts headquarters are based in Grenoble area, France.

For additional information: http://www.edxact.com



Contact:

LOps press office :
Chantal Cochini, +33 6 22 98 03 80
Email Contact
or
edXact :
Delphine Billon, +33 (0)4 76 66 89 80
Marketing Communication
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Applications Engineer for intersil at Palm Bay, FL
ASIC Hardware Engineer for BAE Systems Intelligence & Security at Arlington, VA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise