MEDIA ADVISORY: Cadence EVP Jim Miller to Present Keynote at SEMICON WEST

SAN JOSE, CA -- (MARKET WIRE) -- Jul 15, 2008 --


WHO:    Jim Miller, EVP for Products and Technologies Organization
        Cadence Design Systems, Inc. (NASDAQ: 
CDNS)

WHAT:   SEMICON WEST 2008

        Keynote: "Moore Demands, Murphy Blocks, We Deliver, Customers
        Benefit!"

WHEN:   Thursday, July 17, 2008
        10:00 a.m. to 10:45 a.m.

WHERE:  Moscone Center
        West Hall, Level 2 - Center Stage
        San Francisco, Calif.

ABOUT THE SPEAKER:

Jim Miller is responsible for product development at Cadence. Past experience includes responsibility at Intel for both an MP platform and server memory technology for the Enterprise Products Group. Additional leadership roles at Intel included management of the server and workstation chipset organization, and the Itanium and Pentium II processors. Miller also held executive positions at VoIP pioneer Silicon Spice, and Broadcom.

High-resolution photo available: http://www.cadence.com/cadence/executive_team/Pages/bio_jmiller.aspx

Programs of Interest:

TechXPOT Panel
   Lithography for 22nm: Will We Have a Viable Solution - and Will We Be
    Able to Afford It?
   Speaker: Richard Brashears, corporate vice president, Cadence Design
    Systems, Inc.
   Tuesday, July 15, 2008, 3 p.m. to 5 p.m.

TechXPOT Presentation
   Double Patterning: Are You Ready?
   Speaker: Milind Weling, engineering director, Cadence Design
    Systems, Inc.
   Thursday, July 17, 2008, 11 a.m. to 1 p.m.

Visit Cadence at SEMICON WEST 2008: Booth #2147 South Hall

FOR INFORMATION AND CONFERENCE REGISTRATION: Online at www.SEMICONWEST.ORG

For more information, please contact:
Nancy Szymanski
Cadence Design Systems, Inc.
415-420-5008 cell

Email Contact





Review Article Be the first to review this article

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise