Telairity Adopts Circuit Semantics' Characterization Tools to Streamline IP and ASIC Design Flow Methodology

SAN JOSE, Calif.--(BUSINESS WIRE)--Dec. 2, 2002--Circuit Semantics Inc. (CSI), the leading provider of timing and characterization solutions for high-performance integrated circuit (IC) design, today announced that Telairity Semiconductor, Inc., a fabless ASIC company engaged in developing a new design methodology and complex IP for DSP applications, has chosen Circuit Semantics' DynaCell and DynaCore as characterization solutions for its IP design flow.

For the past year, Telairity design engineers have been using DynaCell from Circuit Semantics to automatically characterize its standard cell libraries for timing and power. These libraries are then used as the building blocks for its proprietary IP designs. The use of Circuit Semantics' DynaCell provides an automated flow using an algorithmic approach to streamline the creation of Telairity's libraries.

Telairity's IP is designed to achieve specific timing goals, and Circuit Semantics' DynaCore is used to measure, verify and report timing for the block level design. DynaCore uses the combination of a characterization engine and a static timing engine to provide accurate, automated timing results for Telairity.

"DynaCell's and DynaCore's automatic and algorithmic characterization process allows us to quickly and reliably generate all the timing data we need for our cells and IP blocks," says Richard Dickson, VP of R&D at Telairity. "They give us the flexibility we need, and also provide substantial labor savings and minimize mistakes due to manual intervention."

"CSI characterization tools are more efficient than the other tools we evaluated," continues Dickson. "Not only do the tools understand the complexity of our library and IP but they work the way an EDA tool should: fitting into our existing tool flow with a standard format that is compatible with other third-party tools. The support we received from Circuit Semantics improved our methodology and delivery schedule," finalized Dickson.

"We use these tools everyday and with these tools, our designs are constructed right the first time," said Howard Sachs, President and CEO of Telairity. "We chose Circuit Semantics' tools because they do the job, are easy to support, and the technology is scalable to use on future projects," concludes Sachs.

About Telairity Semiconductor, Inc.

Telairity Semiconductor Inc. is a fabless ASIC company providing tools, methodology, hard IP and services for developing a broad range of products aimed at high performance, low power and fast time to market applications. The initial applications will be targeted for the communications and consumer markets. Telairity's highly reusable and portable IP and methodology decreases time to market by more than 10X over traditional ASIC approaches and increases performance by more than 2X. Founded in April 2001 by Howard Sachs, President and CEO, Telairity is a privately held company headquartered in Santa Clara, Calif. Jim Meadlock, ex-President/CEO and founder of Intergraph Corporation, is the Chairman of the Board for Telairity and lead investor. More information about the company, its products and services is available at or call 408-764-0270 x104 for more information.

About Circuit Semantics, Inc.

Circuit Semantics, Inc. provides timing and characterization solutions for high-performance cells, cores, and blocks based on innovative technology for which patents are currently pending. IC designers employ these mixed-level solutions to create high-performance chips using full-custom and structured-custom methodologies. The company's products support precise, gate-level abstraction of transistor-level circuits to accelerate timing closure for designs fabricated in deep submicron (DSM) process technologies. These solutions are especially well suited for the microprocessor, digital signal processing, graphics, and high-speed communications markets. Circuit Semantics is headquartered at 2590 North First Street, Suite 301, San Jose, California 95131, telephone +1-408-571-4800; fax +1-408-468-1468. For more information, visit

Note to Editors: Circuit Semantics and DynaCore are trademarks of Circuit Semantics Inc. in the United States and other countries. DynaCell is a registered trademark of Circuit Semantics, Inc.

     Circuit Semantics, Inc.
     Jose Torres, 408/571-4813
Email Contact
     Telairity Semiconductor, Inc.
     Ed Smith, 408/764-0270 x 510
Email Contact

Source: Circuit Semantics, Inc.

Review Article Be the first to review this article

Featured Video
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise