Virage Logic Supports TSMC's Power Trim Service(TM) for Advanced Process Nodes

FREMONT, Calif.—(BUSINESS WIRE)—June 3, 2008— Virage Logic Corporation (NASDAQ:VIRL) today announced it is the first IP provider to support TSMCs Power Trim Service. The Power Trim compliant Virage Logic IP can enable significant power leakage reduction through TSMCs Power Trim Service without area penalties, while maintaining chip performance.

In April, Virage Logic was the first commercial IP provider to release its 40-nanometer (nm) SiWare product portfolio on TSMCs 40nm manufacturing process with memory compilers and logic libraries. Virage Logic now is also the first commercial IP provider to support TSMCs Power Trim Service, announced at the TSMC symposium in April 2008.

Virage Logic extends the inherent power-management benefits of SiWare IP to cover TSMC 65nm and 90nm process nodes while offering early access to design more competitive chips with reduced leakage power and significant cost savings. With its advanced tradeoff capabilities, SiWare Memory users can achieve static power savings of up to 35 percent, 70 percent or 90 percent depending on their selection of the built-in light sleep, deep sleep and shut-down modes available in 40nm memories.

Being first to market with commercial IP tailored for the Power Trim Service reflects our close collaboration with TSMC to support advanced manufacturing processes, said Brani Buric, vice president of product marketing and strategic foundry relationships, Virage Logic. For more than a year, Virage Logic has been a TSMC early development partner at 40nm. Were honored to build on our trusted partnership to address the SoC design communitys need for low power solutions that meet the stringent demands of advanced geometries and help them proceed with confidence to the next process node.

Its the designer who benefits most, said S.T. Juang, senior director of design infrastructure marketing at TSMC. With Virage Logics SiWare 40nm IP supporting our Power Trim Service, designers enjoy the benefits of low-power design optimization at the 40nm process technology.

About TSMCs Power Trim Service

TSMCs Power Trim Service overlays manufacturing design technology software and advanced semiconductor process technology to tune manufacturing chip design. Power Trim uses software developed by Blaze DFM that identifies design paths with sufficient timing slack and optimizes transistors along these paths without reducing chip performance. The software generates a marker layer that identifies transistors for special handling during TSMCs Optical Proximity Correction process. This special handling produces slightly slower transistors with significantly less leakage. The leakage power reduction from adjusting an individual transistor is relatively small; when accrued over the tens or hundreds of millions of transistors in a chip, the overall reduction is significant. This fine-grained optimization process results in substantially lower leakage power consumption for the entire design.

Power Trim is fully compatible with, and may be used in conjunction with, all other leakage reduction techniques such as multi-Vt cell libraries, reverse body biasing, header/footer sleep switches, and voltage islands. It provides additional leakage improvements over and above what can be achieved with these other techniques, and requires no major changes to the customers existing design flow, design signoff, or hand-off to manufacturing. No existing design tools need be replaced, and no changes to chip architecture, cell libraries, intellectual property blocks, logic design or physical layout are required.

Power Trim Advantages

TSMC validated Power Trims saving on both internal and customer designs. It delivered sizable reductions in average leakage power and significant impacted leakage variability on cell-based digital design. The corresponding increase in parametric yield can mean substantial cost savings.

Two commercial designers have already used Power Trim and others are being added selectively during a phased rollout.

About Virage Logics SiWare Memory Compilers and SiWare Logic Libraries

The SiWare Memory product line of silicon aware compilers provides power-optimized memories for advanced processes at 65nm. These high-performance memory compilers minimize both static and dynamic power consumption and provide optimal yields. SiWare High-Density memory compilers are optimized to generate memories with the absolute minimum area. SiWare High-Speed memory compilers are designed to help designers achieve the most aggressive critical path requirements. Compile-time options for process threshold variants, power saving modes, read and write margin extensions, ultra-low voltage operation, and innovative design for at-speed test enable SoC designers to configure optimal solutions for their specific design requirements.

The SiWare Logic product line includes yield-optimized standard cells for a wide variety of design applications at 65nm with multiple threshold process variants. SiWare Logic libraries are offered using three separate architectures to optimize circuits for Ultra-High-Density, High-Speed, or general use. SiWare Ultra-Low-Power extension libraries provide designers with the most advanced power management capabilities.

1 | 2  Next Page »



Review Article Be the first to review this article
Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
ICScape: At the Junction of Math & CS, EDA & IP
Peggy AycinenaIP Showcase
by Peggy Aycinena
Arm Momentum: Segars embraces exciting times
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, Germany
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise