Free 45nm Open Source Digital Cell Library from Nangate Released in its Second Edition

SUNNYVALE, Calif.—(BUSINESS WIRE)—May 29, 2008— Nangate, the leading provider of tools for design-specific digital cell library development, today announced that it has released a second edition of the open source 45nm standard-cell library. The new release of the library has been updated with several new user-requested cell variants, CCS and ECSM timing models as well as a DFM kit for yield sensitivity analysis.

It has been quite overwhelming to experience how well the first release of the library has been received, not only by academia as we expected, but even more so by EDA and fabless companies, said Jesper Knudsen, VP Marketing at Nangate. The library has already been downloaded more than 300 times and we have received a wealth of constructive feedback from the various user groups. We have accommodated as many of these suggestions as possible and decided to issue this next release. Our business is to enable customers to tailor libraries to their applications, and what better way to show that ability to the world than to donate a free foundry independent reference library to the community?

We're supporting Nangate's open library initiative with the contribution of a generic defect kit for use in analyzing the interaction between library elements and process sensitivity, in addition to providing Nangate with access to our Calibre product suite , said Jean-Marie Brunet, Product Marketing Director for Litho-Friendly Design and DFM Products at Mentor Graphics. An open library, with associated DFM elements, gives users the ability to develop test cases to analyze various DFM tools in public arenas, without disclosure concerns.

The Nangate 45nm Open Cell Library was created using Nangate Library Creator. The library includes CCS models which have been validated to meet the high accuracy correlation requirement between the industry gold standard tools Synopsys PrimeTime timing signoff and HSPICE simulation.

The library contains the following:

  • Liberty (.lib) formatted libraries with CCS Timing, ECSM Timing and NLDM/NLPM data (fast, slow and typical corners)
  • Geometric library in Library Exchange Format (LEF)
  • Simulation libraries in Verilog® and Spice (pre and post parasitic extracted netlists)
  • Cell layouts in GDSII
  • Schematics
  • Library databook in HTML/XML format
  • OpenAccess database containing layouts and netlists

Nangate will demonstrate the Library Creator with integrated creation and characterization of 45nm standard cells at DAC 2008 (June 9-12, Anaheim, California) in booth #759. Personal demonstrations of all Nangate products can be booked via www.nangate.com.

The 45nm Open Cell Library can be obtained from Nangate at http://www.nangate.com/openlibrary, or from Si2 at https://www.si2.org/openeda.si2.org/projects/nangatelib/.

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worlds most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $850 million and employs approximately 4,200 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

About Nangate

Nangate develops and markets Electronic Design Automation (EDA) software and physical library IP. Through the merger of physical synthesis and cell library creation, the company provides a unique alternative to one-size-fits-all standard-cell libraries and offers a low-risk alternative to full-custom chip design. Nangate software provides a complete environment to optimize designs for performance while minimizing power consumption, die area, and time to market. http://www.nangate.com/

All trademarks and registered trademarks are the property of their respective owners.



Contact:

Nangate. Inc.
Jesper Knudsen
(408) 541-1992 ext. 1401 or (+45) 4452 1401
Email: Email Contact




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise