Solido Design to Give Seminar and Tutorial on Variation Robustness for Analog/Mixed-Signal Design at DAC 2008

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 29, 2008— Solido Design Automation, innovator of process variation solutions for transistor-level integrated circuit (IC) designers, will be demonstrating solutions to head off statistical and proximity variations in analog/mixed-signal, custom digital and memory ICs in Booth #660 at the Design Automation Conference (DAC), Anaheim Convention Center in Anaheim, California from June 8th to 13th, 2008. To register for a one-on-one suite demonstration, please visit http://www.solidodesign.com/dac08_demo.shtml.

Other Solido Design Automation activities at DAC include:

-- Technical seminar on "Variation Robustness for Analog/Mixed-Signal, Custom Digital and Memory Design" presented by Patrick Drennan, Solido's Chief Technology Officer. This seminar will include a brief review of the physical phenomena and industry standard device models for variation sources, including random local and global variations and systematic proximity effects. New techniques to accelerate, increase accuracy and derive more information from statistical variation analysis will be presented. Free; breakfast included.
WHEN: Wednesday, June 11, 2008 from 9:00am - 10:00am
WHERE: Anaheim Hilton and Towers, Room: El Capitan AB
WHO: Of interest to designers, design managers, CAD managers

HOW: Please register at http://www.solidodesign.com/dac08_tech_seminar.shtml

--

Tutorial on "Robust Analog/Mixed-signal Design" featuring Trent McConaghy, Solido's Chief Scientific Officer, as one of four speakers. Tutorial organized by Joel Phillips of Cadence Design Systems. For more detail, see http://www.dac.com/events/eventdetails.aspx?id=77-132

WHEN: Friday, June 13, 2008 from 9:00am - 5:00pm
WHERE: Anaheim Conference Center, Room 208AB

WHO: Of interest to engineers working on analog/mixed-signal/RF designs and simulation


1 | 2  Next Page »



Review Article Be the first to review this article
CST: Webinar September 14, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise