Averant Announces Release of SolidAC(TM) 3.0

HAYWARD, Calif.—(BUSINESS WIRE)—May 22, 2008— Averant Inc., a leading provider of advanced verification technology for RTL designs, today announces the release of SolidAC 3.0, continuing its First In Formal leadership in formal property verification. SolidAC is a subset of Solidify, containing a module browser, RTL compilers, source code debugger and waveform display, and a set of automatic checks such as dead code, deadlock, livelock, clock crossing, constant signals, FSM checks, X propagation issues, array over-bound, reset, tri-state buses, and pragma. In addition to including a set of bug fixes, the key new features of this release are:

  • New GUI. SolidAC 3.0 features a new graphical user interface, incorporating some of the latest technologies for improving users productivity. These include fully configurable windows and views, HTML command windows resulting in much better visibility for messages, message filtering, better RTL browsing, improved editor, combined message and command windows, design statistics, and a centralized settings manager.
  • Expanded checks and Better Simulation Integration. A simulate to line feature has been added which allows the user to get a simulation trace to almost any line of RTL code. The VHDL automatic checks have been expanded to better match what was available for Verilog.
  • New licensing. The US list price of SolidAC is $6,500 for a node-locked 32 bit single language Windows version.

SolidAC 3.0, with its ease-of-use, modern GUI, and attractive pricing, enables formal verification to reach a much wider audience, commented Carey Sayer, president of Saros, Averants distributor in the UK. With virtually no training, designers can use SolidAC to find a variety of issues early on so that verification can proceed more smoothly. I believe no design house can afford not to have a version of SolidAC in-house.

Availability

Solidify 3.0 is available on Windows, Linux and Solaris platform.

About Averant

Averant Inc., founded in 1997, is a privately held EDA firm pioneering new methodology and technologies for static formal verification. Averants flagship product is Solidify, a robust formal verification engine that provides the basis for property-based design verification, protocol verification, timing constraint verification, and automatic design checks all without the need for simulators or test vectors. These tools are easily adopted into the design flow, and help improve quality, reduce risk, and speed the design process. For more information, see our web site at http://www.averant.com.



Contact:

Averant Inc.
Ramin Hojati, +1-510-581-8881 x320
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Upcoming Events
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
SEMICON West 2017 at Moscone Center San Francisco CA - Jul 11 - 13, 2017
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy