Magma Highlights Expanded Product Portfolio At DAC 2008 (Magma)

'Power of Green' Low-Power Design, New Hydra Floor Planner and Titan Mixed-Signal Platform Highlight Slate of Demos

SAN JOSE, Calif., May 22, 2008 -- Magma(r) Design Automation Inc. (Nasdaq:LAVA), a provider of chip design software, today announced a line-up of demonstrations for the 45th Design Automation Conference that will show how engineers can use Magma's broadened line of software to create electronic products that innovatively address today's consumer demands. The new Titan(tm) analog implementation system, methods for minimizing power consumption, and design for manufacturability (DFM) capabilities integrated in the design flow will be among the technology Magma demonstrates at DAC 2008, June 8-13 in Anaheim.

Magma's slate of demonstrations at DAC will include:

 * "Power of Green": Magma's complete low-power solution in an era of
global green initiatives to minimize carbon footprint.
* "Automated Hierarchical Design Solution": Features Hydra(tm),
Magma's recently announced auto-interactive hierarchical design
* "Best Physical Implementation Throughput through Sign-Off":
Talus(r) Vortex, Quartz(tm) RC, Quartz Time and Talus qDRC help
designers implement designs across multiple modes and process,
voltage, temperature (PVT) corners.
* "Accelerating Analog Circuit and Memory Simulation": How
FineSim(tm) SPICE, FineSim Pro and SiliconSmart(r) are used for
various types of analog IP and memory designs.
* "Accelerating Mixed-Signal Design": See how the Titan mixed-signal
design platform provides a truly unified, automated, full-chip,
mixed-signal design solution.
* "Advanced Library and IP Characterization": See the accuracy,
automation, and throughput of the SiliconSmart characterization
system when used to characterize custom cells, I/Os, and macros.
* "Accelerating Analog Design Migration": The traditional
analog/mixed-signal design environment has not changed in 20 years.
In this demo we will show how the Titan environment reduces analog
IP migration from years to weeks.
* "Accelerating SoC Finishing and Verification": Quartz DRC, Talus
and Titan Chip Finishing are seamlessly integrated to drastically
reduce the amount of time spent on chip finishing and physical
verification tasks.
* "Enhancing Yield through Integrated Yield Management": See the
latest offerings for device debug and failure analysis offered in
Magma's Camelot(tm) software and options, along with Magma's
integrated fab-wide yield management system, YieldManager(r), and
LogicMap(tm) for true design for manufacturability.
* "Chip-Package Co-Design": RioMagic(tm), a package-aware chip design
tool that bridges the gap between packaging and chip design,
provides a single platform for chip-package co-design, minimizing
the number of iterations between chip and package teams. Custom
sessions focus on flip-chip finishing, package-centric and top-down

In addition to the software demonstrations, Magma will be involved in other activities during DAC:

 * "Design and Verification of Low Power ICs." Workshop, Sunday, June
8, 2 p.m.
* "Women in Design Automation." Magma's Mar Hershenson will deliver
the keynote address. Monday, June 9, 9 a.m.
* "The Proof is in the Pudding." IPL Workshop, Monday, June 9, 12:30
* "Titan Chip Finishing and Faster Analog Design Implementation."
Exhibitor Forum presentation, Monday, June 9, 2 p.m.
* "Electronics and Politics: What the Industry Needs From the
Incoming U.S. Administration." Panel discussion, Tuesday, June 10,
10:30 a.m.
* "Reinventing EDA with Manycore Processors." Panel discussion on
Tuesday, June 10, 2 p.m.
* "What's Holding Back Analog Design Automation?" Pavilion Panel
discussion, Wednesday, June 11, 5 p.m.

More information on the demos and DAC activities is available online at

About Magma

Magma's software for integrated circuit (IC) design is recognized as embodying the best in semiconductor technology, enabling the world's top chip companies to "Design Ahead of the Curve." Magma provides EDA software for IC implementation, analysis, physical verification and characterization. Magma products are used by the world's leading engineers to create complex, high-performance ICs for consumer electronics, mobile communications, computing and networking applications, while at the same time reducing design time and costs. Magma is headquartered in San Jose, Calif., with offices around the world. Magma's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at

Magma, Talus, SiliconSmart and YieldManager are registered trademarks, and Camelot, "Design Ahead of the Curve," FineSim, Hydra, LogicMap, Quartz, RioMagic and Titan are trademarks of Magma Design Automation. All other product and company names are trademarks and registered trademarks of their respective companies.

Forward-Looking Statements:

Except for the historical information contained herein, the matters set forth in this press release, including statements about the features and benefits of Magma's software are forward-looking statements within the meaning of the "safe harbor" provisions of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially including, but not limited to Magma's ability to keep pace with rapidly changing technology and Magma's products abilities to produce desired results. Further discussion of these and other potential risk factors may be found in Magma's public filings with the Securities and Exchange Commission ( Magma undertakes no additional obligation to update these forward-looking statements.

Magma Design Automation Inc.

Monica Marmie, Director, Marketing Communications
(408) 565-7689
Email Contact
var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www."); document.write(unescape("%3Cscript src='" + gaJsHost + "' type='text/javascript'%3E%3C/script%3E")); var pageTracker = _gat._getTracker("UA-701340-1"); pageTracker._initData(); pageTracker._trackPageview();

Review Article Be the first to review this article
Featured Video
More Editorial  
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy