eSilicon Addresses SoC Integration Issues At Inaugural IP Symposium

—(BUSINESS WIRE)—April 7, 2008— eSilicon Corporation:
WHAT:    eSilicon Corporation's Kalar Rajendiran will participate on a
         panel at the inaugural Intellectual Property Symposium,
         April 15, 2008 at the San Jose Fairmont Hotel. The event is a
         joint effort of EETimes, Semiconductor Insights and
         Portelligent, and will examine a number of business,
         technical and legal issues around the use of semiconductor IP
         in the development of complex chips.

         Mr. Rajendiran will join executives from Denali Software,
         Mentor Graphics and ST Microelectronics on the panel entitled
         "Silicon Subsystems: How to develop SoCs Faster and with
         Lower Risk." The panel will discuss what subsystems are and
         how they help successful SoC development.

         For more information on the IP Symposium, go to:
         http://www.eetimes.semiconductor.com/

WHEN:    April 15-16, 2008
         SoC Panel is Tuesday, April 15, 1:45-2:45 in the
         Hillsborough Room

WHERE:   Fairmont Hotel
         San Jose, California

WHO:     eSilicon, an industry-leading Value Chain Producer (VCP) for
         the semiconductor industry, provides a comprehensive suite of
         design, productization and manufacturing services, enabling a
         flexible, low-cost, lower-risk path to volume production. The
         company delivers chips to system OEMs and fabless
         semiconductor companies who serve a wide variety of markets
         including the consumer, computer, communications and
         industrial segments. For more information, visit
         
www.esilicon.com 


eSilicon is a registered trademark of eSilicon Corporation. Other trademarks are the property of their respective owners.

Contact:

eSilicon Corp., Sunnyvale, Calif.
Dmitry Lipkin, 408-616-4655
Email Contact
or
Wired Island PR
Mike Sottak, 408-876-4418
Email Contact


Rating:


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Verification Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy