eSilicon Addresses SoC Integration Issues At Inaugural IP Symposium

—(BUSINESS WIRE)—April 7, 2008— eSilicon Corporation:
WHAT:    eSilicon Corporation's Kalar Rajendiran will participate on a
         panel at the inaugural Intellectual Property Symposium,
         April 15, 2008 at the San Jose Fairmont Hotel. The event is a
         joint effort of EETimes, Semiconductor Insights and
         Portelligent, and will examine a number of business,
         technical and legal issues around the use of semiconductor IP
         in the development of complex chips.

         Mr. Rajendiran will join executives from Denali Software,
         Mentor Graphics and ST Microelectronics on the panel entitled
         "Silicon Subsystems: How to develop SoCs Faster and with
         Lower Risk." The panel will discuss what subsystems are and
         how they help successful SoC development.

         For more information on the IP Symposium, go to:
         http://www.eetimes.semiconductor.com/

WHEN:    April 15-16, 2008
         SoC Panel is Tuesday, April 15, 1:45-2:45 in the
         Hillsborough Room

WHERE:   Fairmont Hotel
         San Jose, California

WHO:     eSilicon, an industry-leading Value Chain Producer (VCP) for
         the semiconductor industry, provides a comprehensive suite of
         design, productization and manufacturing services, enabling a
         flexible, low-cost, lower-risk path to volume production. The
         company delivers chips to system OEMs and fabless
         semiconductor companies who serve a wide variety of markets
         including the consumer, computer, communications and
         industrial segments. For more information, visit
         
www.esilicon.com 


eSilicon is a registered trademark of eSilicon Corporation. Other trademarks are the property of their respective owners.

Contact:

eSilicon Corp., Sunnyvale, Calif.
Dmitry Lipkin, 408-616-4655
Email Contact
or
Wired Island PR
Mike Sottak, 408-876-4418
Email Contact


Rating:


Review Article Be the first to review this article
CST: Webinar November 9, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise