Denali's Blueprint Employed by Atheros to Enhance SoC Design Productivity and Enable Rapid IP Reusability

New ESL Methodology Incorporates CSR Automation Management for Hardware and Software Design Accelerating Development Process

SUNNYVALE, Calif., March 27 /PRNewswire/ -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced it has licensed its Blueprint(TM) product to Atheros Communications, Inc., a leading developer of advanced wireless and wired solutions. Atheros will employ Blueprint's SoC design tools in developing the company's Radio-on-Chip for Mobile(R) (ROCm(R)) solutions and other products. The Denali Blueprint Compiler was specifically designed for hardware and software engineers to generate and manage all control registers throughout the design process, to speed pre-silicon validation, maintain architectural quality and thus, increase productivity.

"The Blueprint system-level design tool significantly reduces integration time, helps ensure consistency and eases propagation of changes throughout the design and verification process," said Steve Padnos, methodology architect for Atheros. "Atheros selected Denali because it provides an integral and valuable platform solution for SoC design."

"Denali understands the challenges facing design teams and the error-prone processes that occur between the register specification and implementation prior to finalizing the design requirements," said Mark Gogolewski, CTO at Denali Software. "Our customers, such as Atheros, can utilize Blueprint Compiler to significantly shorten the time required to pre-silicon hardware/software integration and build complex SoCs."

About Denali Blueprint

Denali Blueprint is a SystemRDL compiler that enables a system-level approach to automating specification, view generation, and management of control registers for IP and SoC design. Blueprint will generate necessary outputs and views for design, verification, documentation, software development, post silicon debug and even enables early software development with SystemC(TM) Transaction Level Models. Blueprint guarantees interoperability with other EDA tools by inputting and outputting IP-XACT and SystemRDL formats. For more information about Blueprint, visit: http://www.denali.com/products/blueprint.html.

About Denali Software

Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.

Denali and Denali Software are registered trademarks of Denali Software, Inc. Blueprint is a trademark of Denali Software, Inc. All other trademarks are of their respective owners.

    Editorial contact:

    Pierre Golde
    Denali Software, Inc.
    (650) 461-7262
    
Email Contact

Web site: http://www.denali.com/
http://www.denali.com/products/blueprint.html/




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy