NOTICE - Implementing a Self-Running, Deterministic Verification System FREE Seminar

Aldec, Inc. is pleased to invite you, and your design team to our ABSOLUTELY FREE Technical Web Seminar! The topic: Implementing a Self-Running, Deterministic Verification System. Please review the below seminar summary information. Seminars fill up fast so don’t delay in registering today!

CLICK HERE TO REGISTER
Schedule: Schedule: Thursday March 27, 2008, 11:00 AM - 12:00 PM, Pacific Daylight Time
AVMS V-06 Seminar: Implementing a Self-Running, Deterministic Verification System.

Description: It is known that direct testing discovers only the bugs it is designed to test. In order to push beyond the limits of verification, we must bring a random factor to our test environment. We will show how to build an effective test architecture to support constrained random design testing. A special design monitor is required to alert the testbench to design errors, collect functional coverage data, and inform a stimulus generator of test completion. Transaction level testing will also be leveraged to keep the verification at the high level of abstraction, and to increase both design and test reuse.

Agenda:

  • Transaction level testing: driver and stimulus generator.
  • Building a design monitor with the PSL assertion language.
  • Randomizing the stimulus generator. Using SystemC Verification Library (SCV) for constraint solving.
  • A practical design example in operation.

For More About Aldec®
www.aldec.com

After registration, you will receive login information by email prior to the event. We hope you and your colleagues will attend.

Marcom Team
Aldec, Inc.
Tel: +1 702 990 4400

All trademarks or registered trademarks are property of their respective owners.




Review Article Be the first to review this article

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy