NOTICE - Implementing a Self-Running, Deterministic Verification System FREE Seminar

Aldec, Inc. is pleased to invite you, and your design team to our ABSOLUTELY FREE Technical Web Seminar! The topic: Implementing a Self-Running, Deterministic Verification System. Please review the below seminar summary information. Seminars fill up fast so don’t delay in registering today!

CLICK HERE TO REGISTER
Schedule: Schedule: Thursday March 27, 2008, 11:00 AM - 12:00 PM, Pacific Daylight Time
AVMS V-06 Seminar: Implementing a Self-Running, Deterministic Verification System.

Description: It is known that direct testing discovers only the bugs it is designed to test. In order to push beyond the limits of verification, we must bring a random factor to our test environment. We will show how to build an effective test architecture to support constrained random design testing. A special design monitor is required to alert the testbench to design errors, collect functional coverage data, and inform a stimulus generator of test completion. Transaction level testing will also be leveraged to keep the verification at the high level of abstraction, and to increase both design and test reuse.

Agenda:

  • Transaction level testing: driver and stimulus generator.
  • Building a design monitor with the PSL assertion language.
  • Randomizing the stimulus generator. Using SystemC Verification Library (SCV) for constraint solving.
  • A practical design example in operation.

For More About Aldec®
www.aldec.com

After registration, you will receive login information by email prior to the event. We hope you and your colleagues will attend.

Marcom Team
Aldec, Inc.
Tel: +1 702 990 4400

All trademarks or registered trademarks are property of their respective owners.




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy