Library Technologies and Plato Networks Cooperate on Process Variation Analysis

Saratoga, Calif., March 3, 2008 - Library Technologies, Inc. (LTI) and Plato Networks, Inc., a fabless communications semiconductor company, announced the successful use of LTI's YieldOpt tool for analyzing the impact of process variation. Modeling process variation has emerged as a formidable challenge at small geometries with tens of global, systematic and random on chip variation sources for each device type. Traditionally, such analysis has been done using corners, where a ring oscillator is simulated using Monte Carlo techniques to find the delay distribution and associated process condition for a certain deviation from the mean value. This becomes impractical as the number of variation sources and devices affected by variation increases. An alternative is statistical library characterization using sensitivities process parameter variation. This also becomes impractical when random on chip variations need to be accounted for.

"YieldOpt has a fast direct approach to process variation which is more exhaustive than Monte Carlo analysis but at a very small fraction of the cost and time," said Mehmet Cirit, president of Library Technologies, Inc., "it can be used across all standard, custom core and IO cells to reduce pessimism and avoid optimism during timing analysis, covering variation of both passive and active devices. It handles intra-chip as well as on chip random variations and mismatches."

YieldOpt interfaces to LTI's SolutionWare characterization and modeling tools. Once enabled, best case and worst case timing and process conditions for each cell are automatically identified by YieldOpt. Alternatively, it interfaces into a traditional timing analysis flow, without the need for any special tools like statistical static timing analyzers(SSTA).

"LTI's YieldOpt saved us significant time in identifying the correct process conditions for our mixed signal designs. It also allowed the use of a more relevant test bench," said Wiren Perera, vice president, marketing and business development at Plato Networks.

About Library Technologies, Inc.
Library Technologies, Inc. is a private company, developing and marketing various integrated circuit design and analysis tools. Its products include SolutionWare which does cell, IO and memory characterization and modeling, Cellopt for cell level timing and power optimization, ChipTimer for design optimization and timing closure, PowerTeam for Verilog based dynamic gate level power simulation and finally YieldOpt for process variation analysis. More information can be found at http://www.libtech.com.

About Plato Networks
Plato Networks is applying its considerable knowledge, expertise and intellectual property in physical layer solutions to address the burgeoning need for speed within the data center. Based on its unique approach to signaling technology, Plato Networks products are more reliable over existing data center cabling, consume less power, travel further, ensure scalability and minimize silicon and board real estate through greater integration when compared with competing solutions on the market. Plato has solid institutional financing. For more information, visit www.platonetworks.com

Contacts:

Mehmet Cirit
President
Library Technologies, Inc.
(508) 741-1214
Email Contact

Wiren Perera
Vice President
Marketing and Business Development
Plato Networks, Inc.
408-988-2600-x643
Email Contact




Review Article Be the first to review this article
Aldec

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Jobs
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Director, Business Development for Kongsberg Geospatial at remote from home, Any State in the USA
Director, Business Development for Kongsberg Geospatial at Ottawa, Canada
Upcoming Events
IPC Technical Education - PCB Layout - Place and Route at Del Mar Fairgrounds 2260 Jimmy Durante Blvd. Del Mar CA - May 2, 2018
IPC Technical Education at Wisconsin Center 400 W Wisconsin Ave. Milwaukee WI - May 8, 2018
IPC High Reliability Forum at Embassy Suites: Baltimore-At BWI Airport 1300 Concourse Drive Linthicum MD - May 15 - 17, 2018
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL
DAC2018



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise