OCP-IP Announces Part 1 of Network On Chip Benchmarking Specification

BEAVERTON, Ore.—(BUSINESS WIRE)—March 3, 2008— OCP-IP today announced that part one of the Network On Chip (NoC) Benchmarking specification has entered member review. Part one of the specification details requirements and features for application programs, synthetic micro-benchmarks, and abstract benchmark applications. It discusses ways to measure and benchmark reliability, fault tolerance, and testability of the on-chip communication fabric.

This specification was completed with the collaboration of a number of world's most prestigious universities working on NoC research including: University of British Columbia, Carnegie Melon University, Royal Institute of Technology, Tampere University of Technology and Washington State University and was supported by cooperation and participation of industry members from the OCP-IP NoC Benchmarking Working Group (NoC BWG). These companies include: GreenSocs, Nokia, Sonics, Synopsys, Texas Instruments, and Toshiba.

Members wishing to review and comment on part one of the NoC spec or join the OCP-IP NoC Benchmarking Working Group are invited to immediately contact admin@ocpip.org. To download a free copy of OCP-IP's white paper discussing the topic of NoC Benchmarking, visit http://www.ocpip.org.

About OCP-IP

The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK), Sonics Inc., Synopsys (SNPS), Texas Instruments (NYSE:TXN), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.

NOTE: All trademarks and service marks are the property of their respective owners.

Contact:

OCP-IP
Ian Mackintosh, 408-761-5980
Email Contact
or
VitalCom
Joe Basques, 512-249-6264
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs


Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
Verific: SystemVerilog & VHDL Parsers
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy