Salamander announces performance-optimized SystemC models

San Diego, Calif. – Feb. 10, 2008 - Salamander Error Correction, a division of Komodo Industries, Inc, today announced the availability of high-quality bit and cycle-accurate SystemC models for all of their Verilog source code error correction IP products.

Salamander Error Correction already provides a very wide selection of Verilog IP for Forward Error Correction, mainly for use in high-performance wireless communications systems. The SystemC modules are bit and cycle accurate models of their Verilog products, for use in high-speed, high-level simulation environments. The SystemC model typically operates at 20-100 times the speed of interpreted Verilog.

“Our SystemC models represent a giant step forward in our product offerings toward hardware / software co-development," said John Boynton, President of Salamander Error Correction. "Our pursuit of this business area reflects a significant commitment to supporting state-of-the-art verification strategies."

By offering optimized C++ modules for simulation, Salamander hopes to achieve significant performance gains over synthesizable Verilog IP, without compromising on quality. “The quality and reliability of all our Verilog IP has always been, and will always be, our primary focus here at Salamander. By turbo-charging the performance of our verification, we can have even greater confidence in the correctness of our product line,” said Mr. Boynton.

About Salamander Error Correction:

Salamander Error Correction, a division of Komodo Industries, Inc., designs and markets Verilog IP modules for the telecommunications and data storage industries. The company is located in San Diego, California. Their website is located at www.salamander-ecc.com, and they can be contacted at Email Contact.


Contact:

John Boynton
Salamander Error Correction
5330 Carroll Canyon Rd
San Diego, CA 92121
Tel: (858) 373-2112
Fax: (858) 373-1224



Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Blue Pearl: Best kept Secret in EDA
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise