Salamander announces performance-optimized SystemC models

San Diego, Calif. – Feb. 10, 2008 - Salamander Error Correction, a division of Komodo Industries, Inc, today announced the availability of high-quality bit and cycle-accurate SystemC models for all of their Verilog source code error correction IP products.

Salamander Error Correction already provides a very wide selection of Verilog IP for Forward Error Correction, mainly for use in high-performance wireless communications systems. The SystemC modules are bit and cycle accurate models of their Verilog products, for use in high-speed, high-level simulation environments. The SystemC model typically operates at 20-100 times the speed of interpreted Verilog.

“Our SystemC models represent a giant step forward in our product offerings toward hardware / software co-development," said John Boynton, President of Salamander Error Correction. "Our pursuit of this business area reflects a significant commitment to supporting state-of-the-art verification strategies."

By offering optimized C++ modules for simulation, Salamander hopes to achieve significant performance gains over synthesizable Verilog IP, without compromising on quality. “The quality and reliability of all our Verilog IP has always been, and will always be, our primary focus here at Salamander. By turbo-charging the performance of our verification, we can have even greater confidence in the correctness of our product line,” said Mr. Boynton.

About Salamander Error Correction:

Salamander Error Correction, a division of Komodo Industries, Inc., designs and markets Verilog IP modules for the telecommunications and data storage industries. The company is located in San Diego, California. Their website is located at www.salamander-ecc.com, and they can be contacted at Email Contact.


Contact:

John Boynton
Salamander Error Correction
5330 Carroll Canyon Rd
San Diego, CA 92121
Tel: (858) 373-2112
Fax: (858) 373-1224



Review Article Be the first to review this article
SI2

ClioSoft: Design Hub

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Grant Pierce: Grand Challenges in IP
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
Verific: SystemVerilog & VHDL Parsers
DownStream: Solutions for Post Processing PCB Designs
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy