Aldec Releases Riviera-PRO Targeting ASIC/FPGA Verification Market

HENDERSON, Nev.—(BUSINESS WIRE)—October 11, 2007— Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, announced today the release of Riviera-PRO 2007.10, with expanded SystemVerilog (Verification) construct support and improved performance of VHDL, Verilog and mixed RTL simulation. This mixed-language design simulation environment supports VHDL, Verilog, SystemVerilog, and SystemC designs. Riviera-PRO supports multi-million gate HDL designs with industry proven simulation technology that is renowned for quality, accuracy and performance.

Riviera-PRO 2007.10 now supports the SystemVerilog constructs for classes and strings. These constructs are typically used in verification functions as specified by Accellera SystemVerilog 3.1a / IEEE Std 1800-2005. In addition, VHDL RTL simulation performance is 30% faster and Verilog RTL simulation performance is up to 60% faster on large designs as compared to the previous release.

Riviera-PRO is available in three new configurations LV, LVT and LVT-SV, all licenses are floating and support UNIX, Windows(R) and Linux 32/64. Additional information about Riviera-PRO configurations is available at www.aldec.com/products/riviera/configurations/

Availability

Riviera-PRO 2007.10, is available today and is sold directly from Aldec and its authorized world-wide distributors. For a FREE evaluation copy of Riviera-PRO 2007.10, please visit http://www.aldec.com/products/riviera.

About Aldec

Aldec, Inc., established in 1984, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux, Solaris and Windows platforms. www.aldec.com Riviera-PRO is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Contact:

Aldec, Inc.
David Rinehart, 702-990-4400, ext. 205
Email Contact




Review Article Be the first to review this article

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
SoC Design Engineer for Intel at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy