True Circuits' Analog PLL & DLL Hard Macros Featured at FSA Suppliers Expo

SANTA CLARA, CA -- (MARKET WIRE) -- Sep 04, 2007 --


Who

True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries

What

At the FSA Suppliers Expo, True Circuits will feature its complete line of standardized clock generator, deskew, high resolution, low bandwidth and spread spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC, FPGA and SoC designers. These high-quality, low-jitter PLL and DLL hard macros are designed by TCI, easily integrated and fully supported, so customers can reduce both design and silicon risks.

All True Circuits' hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in TSMC, UMC, Chartered and Common Platform CMOS processes from 0.18um to 55nm.

When and Where

September 12th, 9:00 AM to 6:30 PM
Booth #305
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054

Contacts

For more information about True Circuits' PLLs and DLLs, please visit www.truecircuits.com.

For more information about the FSA and this event, please visit www.fsa.org/suppliers_expo/usa2007.

About True Circuits

True Circuits develops and markets a broad range of award-winning PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. TCI's robust state-of-the-art circuits, methodical and proven design strategy and close association with the world's leading silicon fabrication vendors and IDMs allow the company to quickly and reliably create new and innovative designs in a variety of advanced process technologies.

True Circuits is headquartered at 4300 El Camino Real, Suite 200, Los Altos, California 94022 and can be found on the web at www.truecircuits.com. Product inquiries can be made by calling the company directly at (650) 949-3400 or via e-mail at Email Contact.

Acronyms:
ASIC    Application Specific IC             IP      Intellectual Property
DLL     Delay-Locked Loop                   PLL     Phase-Locked Loop
FPGA    Field Programmable Gate Array       SoC     System on Chip
IC      Integrated Circuit

The True Circuits logo is a trademark of True Circuits, Inc. All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact:
Georgia Marszalek
ValleyPR for True Circuits
(650) 345-7477

Email Contact





Review Article Be the first to review this article

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Field Application Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise