True Circuits' Analog PLL & DLL Hard Macros Featured at FSA Suppliers Expo

SANTA CLARA, CA -- (MARKET WIRE) -- Sep 04, 2007 --


True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems and electronics industries


At the FSA Suppliers Expo, True Circuits will feature its complete line of standardized clock generator, deskew, high resolution, low bandwidth and spread spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC, FPGA and SoC designers. These high-quality, low-jitter PLL and DLL hard macros are designed by TCI, easily integrated and fully supported, so customers can reduce both design and silicon risks.

All True Circuits' hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in TSMC, UMC, Chartered and Common Platform CMOS processes from 0.18um to 55nm.

When and Where

September 12th, 9:00 AM to 6:30 PM
Booth #305
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054


For more information about True Circuits' PLLs and DLLs, please visit

For more information about the FSA and this event, please visit

About True Circuits

True Circuits develops and markets a broad range of award-winning PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. TCI's robust state-of-the-art circuits, methodical and proven design strategy and close association with the world's leading silicon fabrication vendors and IDMs allow the company to quickly and reliably create new and innovative designs in a variety of advanced process technologies.

True Circuits is headquartered at 4300 El Camino Real, Suite 200, Los Altos, California 94022 and can be found on the web at Product inquiries can be made by calling the company directly at (650) 949-3400 or via e-mail at Email Contact.

ASIC    Application Specific IC             IP      Intellectual Property
DLL     Delay-Locked Loop                   PLL     Phase-Locked Loop
FPGA    Field Programmable Gate Array       SoC     System on Chip
IC      Integrated Circuit

The True Circuits logo is a trademark of True Circuits, Inc. All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

Press Contact:
Georgia Marszalek
ValleyPR for True Circuits
(650) 345-7477

Email Contact

Review Article Be the first to review this article

Featured Video
Applications Engineer for intersil at Palm Bay, Florida
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
DATE '18: Design, Automation and Test in Europe at International Congress Center Dresden Ostra-Ufer 2 Dresden Germany - Mar 19 - 23, 2018
SemIsrael Technology Week 2018 at Camilo (Green House) Tel Aviv Israel - Mar 19 - 22, 2018
Decoding Formal Club Meeting Featuring Formal Talks by ArterisIP and Cisco at 2099 Gateway Place, Suite 560 San Jose CA - Mar 20, 2018
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
DownStream: Solutions for Post Processing PCB Designs

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise