Trent McConaghy, Chief Scientific Officer of Solido Design Automation, to Participate in DAC Technical

Session: Mixed-Signal Modeling, Methodology and Synthesis Design Automation Conference 2007

SASKATOON, Saskatchewan--(BUSINESS WIRE)--Solido Design Automation, pioneers in transistor-level statistical design and verification software for analog/mixed-signal, custom digital and memory designers, today announced that Chief Scientific Officer Trent McConaghy will be presenting a technical paper titled, Simultaneous Multi-Topology Multi-Objective Circuit Sizing Across Thousands of Analog Circuit Topologies at the 44th Design Automation Conference (DAC) being held June 4 - 8, 2007 at the San Diego Convention Center, San Diego, CA. Solido Design Automation will be exhibiting at DAC in booth #7660.

WHO: Solido Design Automation Inc.

WHAT: Technical Session: Analog/Mixed-Signal/RF and Simulation Session 50.4s: Simultaneous Multi-Topology Multi-Objective Circuit Sizing Across Thousands of Analog Circuit Topologies

WHERE: 44th Design Automation Conference, San Diego, CA. For more information, please visit www.dac.com.

WHEN: Thursday, June 7, 2007, 4:30 PM - 6:00 PM, San Diego Convention Center Room 6D

About Solido Design Automation
Solido Design Automation Inc. provides transistor-level statistical design and verification software solutions for analog/mixed-signal, custom digital, and memory integrated circuits. Founded by serial analog entrepreneurs, the privately held company is headquartered in Saskatoon, Canada with sales offices in U.S.A., Japan and Europe. For further information, visit www.solidodesign.com or call 306-382-4100.


Contacts
PR for Solido Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy