Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 9, 2007— Lightspeed Logic, the leading provider of mask reconfigurable IP and a member of the ARM Connected Community, today announced immediate availability of the LTA90, a standard cell based reconfigurable logic IP for TSMC's 90 nanometer (nm) G, LP, and GT logic processes. The 90nm standard tile and library are based on pre-characterized, pre-qualified ARM(R) standard cell libraries, part of its family of Artisan(R) physical IP, and are approved for use by any ARM authorized customer using TSMC as a foundry. Lightspeed Logic's Reconfigurable Logic IP significantly reduces design cost and speeds time-to-market for families of SoC or ASSP devices. Customer usage includes such high volume markets as image processing, hand-held consumer, and flat panel TV.

"Lightspeed Logic's new TSMC 90nm ARM standard cell-based reconfigurable logic solution provides SoC and ASSP chip designers with flexible and scalable IP built upon the industry's leading standard cell library for the industry's most popular foundry," said Dave Holt, President and CEO of Lightspeed Logic. "Chip designers get the quality, performance and low-risk profile of an ARM standard cell solution in a mask-reconfigurable format utilizing their existing tool flow. This provides superior density and performance for high-volume chip families at much lower design cost and in shorter design times than can be accomplished with traditional methodologies."

Lightspeed Logic's Reconfigurable Logic delivers a density and performance breakthrough for mask reconfigurable solutions, achieving 80% the density of traditional methodologies for multi-million gate logic blocks, twice the density of competing mask reconfigurable solutions.

About the LTA90

The LTA90 is available for design blocks ranging from 50K gates to 5M gates. The LTA90 also offers designers the flexibility to choose the number of mask layers to be used for customization on a device-by-device basis, without change to the underlying logic array. Typical customization usage models range from 2 to 6 metal/via mask pairs. The LTA90 supports speeds up to 300MHz for 25 levels of logic.

The 90nm product is an addition to Lightspeed Logic's LTA130, a 130nm tile-based reconfigurable logic for TSMC processes that also uses ARM standard cells.

About the ARM Connected Community

The ARM Connected Community is a global network of companies aligned to provide a complete solution, from design to manufacture and end use, for products based on the ARM architecture. ARM offers a variety of resources to Community members, including promotional programs and peer-networking opportunities that enable a variety of ARM Partners to come together to provide end-to-end customer solutions. For more information, please visit

About Lightspeed Logic

Lightspeed Logic is a provider of mask reconfigurable intellectual property (IP), a digital logic implementation technology that provides time-to-market, yield, manufacturability, and development expense advantages over standard-cell implementation. Founded in 1996, Lightspeed Logic has developed and brought to market four mask-reconfigurable architectures, the most recent of which is a regular logic structure available for multiple foundries, IDMs and process nodes. The company is currently working with customers at the 150, 90, 65, and 45 nm process nodes. Lightspeed Logic's corporate headquarters are in Santa Clara, CA. You can find more information on Lightspeed Logic at

ARM is registered trademark of ARM Limited. Artisan and Artisan Components are registered trademarks of ARM Physical IP, Inc. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM INC.; ARM KK; ARM Korea Ltd.; ARM Taiwan; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; AXYS Design Automation Inc.; AXYS GmbH; ARM Embedded Solutions Pvt. Ltd.; ARM Physical IP, Inc.; and ARM Norway, AS.


Lightspeed Logic
Dave Holt, 408-616-3206
Email Contact
Cayenne Communication
Michelle Clancy, 252-940-0981
Email Contact

Review Article Be the first to review this article
CST: Webinar October 19, 2017


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise