Optichron Tapes Out Breakthrough DSP Device Using Cadence Encounter Timing System

SAN JOSE CA -- (MARKET WIRE) -- May 08, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced that Optichron, Inc. used the Cadence® Encounter® Timing System to achieve record-breaking production success for its leading digital pre-distortion (DPD) linearization device, a vital technology for advanced wireless communications systems that process WCDMA, CDMA or WiMAX signals. The OP4400 is a monolithic integrated circuit (IC) and the industry's first commercially available, self-contained DPD device with proprietary Turbolinear™ technology, which virtually eliminates nonlinear (harmonic) distortion, the dominant performance limiter in power-amplifier applications.

The Encounter Timing System is the most complete and integrated electrical signoff environment for faster optimization, debug and final verification of timing and signal integrity with power -- a key requirement for Optichron. With the Encounter Timing System, Optichron's engineers were able to gain improved time to market and achieve better productivity through a common electrical view of the entire design flow, and a robust debug environment for rapid diagnosis of multi-dimensional and interdependent timing-closure issues. The same signoff-quality analysis is also integrated within the Cadence SoC Encounter™ RTL-to-GDSII system, which reduces the risk of multiple front-to-back iterations to close timing.

"With growing design complexity and shrinking target process technology, our previous static timing analysis signoff solution was running out of steam," said Ravi Ramachandran, director of microelectronics at Optichron. "Encounter Timing System, with its exceptional performance and capacity gave us an edge through faster timing and signal integrity closure on our high-end designs. It also provided us significant benefit in accurate SI pessimism reduction and double-clocking detection capabilities. We found Encounter Timing System very easy to adopt and we used it exclusively for signoff in the OP4400 design tapeout. We have now made it our standard timing and signal-integrity signoff solution."

"The fundamental core advancements achieved through OP4400 allow system designers an increased degree of price/performance optimization that has historically not existed in amplifier design," said Roy Batruni, founder, chairman, CTO and executive vice president of engineering of Optichron. "As such, the OP4400 and future instantiations can and will be a very disruptive force in the area of power-amplifier design.The Cadence timing signoff and verification system was a significant enabler in the successful design of OP4400 with its innovative system features."

"Technological breakthroughs do not come easily, and we congratulate Optichron on their recent achievement with the OP4400 DPD device," said Dr. Chi-Ping Hsu, corporate vice president, IC Digital and Power Forward at Cadence. "Encounter Timing System delivers the utmost in completeness and signoff accuracy, enabling customers to achieve the highest quality design possible and improved time to market. We are delighted to have been selected as Optichron's partner of choice."

A ubiquitous technology within the Cadence Encounter digital IC design platform and a component of the Cadence Logic Design Team Solution, Encounter Timing System is available in L and XL offerings.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Encounter are registered trademarks, and SoC Encounter and the Cadence logo are trademarks, of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
(408) 944-7457

Email Contact

Review Article Be the first to review this article
 True Circuits: IOT PLL


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise