InTime Software Names Paul Lippe CEO

Synopsys Veteran Adds Momentum to Emerging EDA Startup

Cupertino, California - July 15, 2002 - The Board of Directors of InTime Software today announced that Paul Lippe, formerly Senior Vice President of Business & Market Development at Synopsys, has been appointed President & CEO.

"As InTime enters its next phase of growth, we wanted to strengthen the executive team with someone who has had proven experience on the business side of an EDA leader", commented J. George Janac, InTime's chairman, founder and CTO. "I'm excited to have Paul on board, and look forward to teaming with him to meet the needs of our expanding customer base."

"I am delighted to be back in the EDA industry, and particularly at InTime," commented Lippe. "George has an outstanding track record of customer focus and delivering breakthrough EDA solutions, and he has assembled an excellent team. The need of EDA customers to amortize existing EDA investments while moving design up to a higher level of abstraction makes InTime an incredibly attractive addition to any customer's flow."

"I worked closely with Paul while he was at Synopsys, and I think he will be a tremendous asset as InTime ramps in this next phase of growth," added A. Richard Newton, Dean of Engineering at UC Berkeley and an InTime Board member.

InTime raises IC design to a higher level of abstraction, allowing early timing closure and enabling designers to exploit the process advances that challenge today's back-end implementation tools. By providing a suite of software that works in conjunction with existing synthesis and place and route tools to manage designs, InTime is poised to lead the Silicon Virtual Prototype (SVP) segment and become a significant EDA player. At the Design Automation Conference held in New Orleans in June, Gartner Dataquest identified SVP as one of the emerging "hot" EDA segments.

"The Silicon Virtual Prototype has three major functions," said Gary Smith, chief analyst for the Electronic Design Automation Worldwide program in Gartner Dataquest's Design and Engineering Group. "First, it becomes the primary design cockpit. Second, it provides the information necessary for an RTL handoff to an ASIC vendor or third-party design house. Third, and today the most important, it drives the IC implementation tools. Engineers have found that no matter how good the IC Implementation tool set, they still can suffer from the old 'garbage in, garbage out' problem."

In addition to Lippe's tenure at Synopsys where he managed M&A, strategic planning, the Synopsys Venture Fund, and interoperability programs such as In-Sync, he was most recently CEO of SKOLAR, a Stanford Medical School spin-out that developed e-learning and digital library technology.

About InTime
InTime Software develops EDA solutions that use floorplanning techniques to achieve early timing closure for complex ASIC, SoC, and ASSP designs before synthesis and place and route tools are run. The products provide designers insight into timing, area and layout at the pre-RTL, RTL and gate level and improve the design flow into 3rd party synthesis and physical design systems. InTime is headquartered at 10131 Bubb Road, Cupertino, CA, 95014. The company has sales and support offices in Silicon Valley, Austin and Boston. InTime products are distributed in Japan through Innotech Corp., in Taiwan through Maojet, and in Korea through I&C Technologies. For more information please call 408-565-0111 or visit InTime's website at

For more information, contact:
Georgia Marszalek, ValleyPR for InTime, (650) 345-7477, Email Contact
Casey Jones, VP Marketing, InTime Software, (408) 565-0115, Email Contact

ASIC Application Specific Integrated Circuit
ASSP Application Specific Standard Product
EDA Electronic Design Automation
IC Integrated Circuit
RTL Register Transfer-Level
SoC System on chip

InTime and InTime Software, are trademarks of InTime Software, Inc. All other trade names and trademarks are the property of their respective owners.

Review Article Be the first to review this article
 True Circuits: IOT PLL


Featured Video
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise