Ubicom Selects Cadence Encounter Timing System for Timing and Signal Integrity Signoff

SAN JOSE, CA -- (MARKET WIRE) -- Mar 26, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced that Ubicom, a leading developer of communications and media processors and related software platforms, has incorporated the Cadence® Encounter® Timing System into its overall design flow. The Encounter Timing System has allowed Ubicom to streamline the overall time needed to verify their most advanced designs, enhancing the ability to deliver interactive applications and multimedia content for the digital home.

The Encounter Timing System is the most complete and integrated static timing analysis (STA) environment for faster optimization and signoff verification. With the Encounter Timing System, designers of increasingly complex integrated circuits may gain improved time to market, achieve better productivity, signoff-quality timing and signal-integrity analysis. The same signoff-quality analysis is also integrated within the Cadence SoC Encounter™ RTL-to-GDSII system for digital implementation processes.

The Encounter Timing System was selected by Ubicom for its ability to provide a consistent view of timing throughout the design flow while accounting for crosstalk, IR drop, electromigration, and thermal and systematic manufacturing variability effects. To get a true sense of timing, design tools must concurrently account for these interdependent effects during physical implementation, not waiting until the later stages of the design flow.

"Today's nanometer designs face severe technological challenges caused by increasing design size and performance, as well as process complexities," said Jon Gibbons, vice president of Engineering at Ubicom. "It was important for us to have a signoff solution for our ASIC flow that would accurately address the inter-dependencies of signal integrity, power, and timing. We were impressed that the Encounter Timing System brought all this together in a single solution and will fit seamlessly into our existing flow. Given all alternatives in the market, we believe the Encounter Timing System is the best and most complete signoff solution."

"The Encounter Timing System clearly answers the unmet needs for a complete signoff analysis and the direct integration within design implementation process for nanometer design closure," said Dr. Chi-Ping Hsu, corporate vice president, IC Digital and Power Forward at Cadence. "It offers customers the utmost in signoff accuracy, performance, and productivity for today's most complex designs, which is why it is being embraced by foundries, ASIC providers, and leading fabless semiconductor companies."

A ubiquitous technology within the Cadence Encounter digital IC design platform and a component of the Cadence Logic Design Team Solution, Encounter Timing System is available in L and XL offerings.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Encounter are registered trademarks, and SoC Encounter and the Cadence logo are trademarks, of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
(408) 944-7457

Email Contact





Review Article Be the first to review this article
 True Circuits: IOT PLL

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise