Aldec Releases 64-Bit Mixed HDL Simulator

HENDERSON, Nev.—(BUSINESS WIRE)—March 5, 2007— Aldec, Inc., a pioneer in mixed-language simulation and advanced design tools for ASIC and FPGA devices, announced today the release of Riviera 2007.02, a 64-bit mixed-language design simulation environment handling VHDL, Verilog, SystemVerilog, and SystemC designs. Riviera delivers industry proven simulation performance and accuracy for all multi-million gate HDL designs.

"Aldec continues to gain momentum in the ASIC verification market and with the introduction of Altera Stratix(R) III and Xilinx Virtex(R)5 there is a requirement for 64-bit processing and very large amounts of memory to process the designs. Our customers have requested design simulation support based on 64-bit architecture," stated Dr. Stanley Hyduke, President of Aldec, adding, "We responded with Riviera, a 64-bit simulator that supports mixed HDL simulation and debugging, enabling our customers to have continued success in validation of their large IC devices."

The densities of ASIC and new FPGA devices demand design verification flows that can utilize the latest multi-core 64-bit processor machines. Riviera, running in a true 64-bit mode, leverages the hardware to perform large simulation runs requiring 16 gigabytes of memory.

To further reinforce a designer's control over the quality and speed of design verification, Riviera 2007.02 includes performance optimization for RTL and gate level simulation (1.5-2x speed improvements over the previous release), VHDL and Verilog expression coverage, mixed PSL assertion with VHDL and Verilog design blocks support, and graphical debugging tools designed specifically for large IC designs.

Pricing and Availability

Riviera 2007.02 is available today and is sold directly from Aldec and its authorized world-wide distributors. For a FREE evaluation copy of Riviera 2007.02, please visit www.aldec.com/products/riviera.

About Aldec

Aldec, Inc., established in 1984, is committed to delivering high-performance, HDL-based design verification software for UNIX, Linux, Solaris and Windows platforms. Additional information on Aldec and all products can be found at www.aldec.com.

Riviera is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners.

Contact:

Aldec, Inc.
David Rinehart, 702-990-4400, ext. 205
Email Contact


Rating:


Review Article Be the first to review this article
SI2

AMIQ: dvteclipse

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Hal Barbour: 8 Grand Challenges in IP
More Editorial  
Jobs
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
EMC PCB Design Integration at 13727 460 Ct SE North Bend WA - Jun 6 - 9, 2017
DAC 2017 Conference at Austin TX - Jun 18 - 22, 2017
2017 FLEX Conference at Monterey Conference Center 1 Portola Plaza, Monterey CA - Jun 19 - 22, 2017
MPSoc Forum 2017 - July 2 - 7, 2017, Les Tresoms Hotel, Annecy, France at Les Tresoms Hotel Annecy France - Jul 2 - 7, 2017
NEC: CyberWorkbench
Verific: SystemVerilog & VHDL Parsers
DownStream: Solutions for Post Processing PCB Designs
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy