Accellera Approves On-Chip Test Interface and Compression Standard and Transfer to IEEE

OCI Allows Different Suppliers' Tools to Operate on Data

NAPA, Calif., October 18, 2006, - Accellera, the electronics industry organization focused on electronic design automation standards, announced today that its members and Board of Directors have approved a new test standard- the Open Compression Interface standard (OCI 1.0), and its transfer to the IEEE for standardization.

OCI standardizes the interface between different suppliers' tools to enable vendor interoperability for test pattern generation and diagnosis.

"The goal to improve design productivity with open and interoperability standards led our members and constituents to review how to improve access to test compression data," said Shrenik Mehta, chair of Accellera. "OCI is a result of these efforts and allows designers to select the best tools for their applications."

"Before on-chip scan compression, it was possible to use different EDA tool vendors for test pattern generation and diagnosis. On-chip scan compression changed that model because each tool supplier offers a different type of scan compression logic and a tool-specific way to pass information between the insertion, generation and diagnosis steps," said Bruce Cory, Technical SubCommittee chair. "OCI standardizes how data is passed from logic insertion to pattern generation and from pattern generation to diagnosis to enable designers to use different supplier tools for each step independent of the on-chip scan compression logic."

Next Steps
The next step for OCI will be an IEEE ballot for it to become an extension to the IEEE 1450.6 standard. The IEEE 1450.x family of standards is for STIL, a standard tester interface language. OCI leverages IEEE 1450.6, which is the latest extension to STIL called CTL and which allows STIL to support core-based design testing.

Availability
The OCI standard is available at www.accellera.org.

About Accellera
Accellera provides design and verification standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. Over the years, Accellera has developed seven standards that have been ratified by the IEEE. Accellera's recent successes in advanced design and verification language standards include SystemVerilog and PSL. For more information about Accellera, please visit www.accellera.org.

Press Contact:
Georgia Marszalek, ValleyPR for Accellera, +650 345 7477, Email Contact

All trademarks and tradenames are the property of their respective holders.



Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy