Real Intent Announces Verification Luncheon Panel about Extending the Reach of Formal Verification for Electronic Design at ICCD Conference; Tuesday, October 3, Noon, Doubletree Hotel, San Jose

Real Intent, Synopsys, Mentor and NVIDIA representatives to present viewpoints

Who/What:

Real Intent, the leader in formal electronic design verification from spec to sign-off, has organized a verification panel that included lunch at the 24th International Computer Conference on Computer Design (ICCD), sponsored by the IEEE, with speakers addressing how using formal verification technology improves electronic design timing, verification, productivity and quality

When/Where

Tuesday, October 3, noon
Doubletree Hotel
2050 Gateway Place
San Jose, CA 95110
408-453-4000


About the Panel:
Title: Extending the reach of formal techniques for electronic design Moderator: Michael Santarini, EDA editor, EDN Magazine

Panelists: Representatives from NVIDIA, Mentor, Real Intent and Synopsys

For years formal techniques have promised to contribute to design quality in unique ways, with less engineering effort. Standards have emerged in property languages, and the state of the art in formal has moved forward significantly. Adoption is increasing, but how quickly? Panelists will discuss this topic and answer questions.

Information and Registration:

Please visit www.iccd-conference.org to register or for more information about ICCD.

About Real Intent:

Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent’s products dramatically improve the functional verification efficiency of leading edge application-specific integrated circuit (ASIC), system-on-chip (SOC), and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including Sun Microsystems, ATI, Marvell Technology Group, nVidia, and NEC Electronics, use Real Intent software

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: (408) 830-0700 fax: (408) 737-1962 e-mail: Email Contact



Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise