Silistix to Demonstrate CHAIN Self-Timed Interconnect at the 2006 Design Automation Conference

SAN FRANCISCO, CA -- (MARKET WIRE) -- Jul 18, 2006 -- Silistix, a provider of innovative software for on-chip communications solutions, will be demonstrating its self-timed chip interconnect, which provides power-dissipation and design-productivity improvements over traditional on-chip, clocked, synchronous bus architectures, at the Design Automation Conference (DAC).

Silistix will be exhibiting at DAC and presenting two demonstrations in Booth 1714. Each demonstration will feature CHAINworks™, a tool suite for the development of self-timed on-chip interconnect.

The first demonstration will show a functional design using self-timed interconnect generated using CHAINworks. This demo will let the observer view the asynchronous signaling of the self-timed fabric as data is transferred through the design, clearly showing the advantages of self-timed technology.

The second demonstration will show CHAINworks integrated with the CoWare Platform Architect and CoWare Model Designer ESL tools, showing how putting ESL tools into the design flow allows designers to identify and resolve system problems earlier in the design cycle.

Come by Booth 1714 to talk with David Fritz, Silistix CEO and see CHAINworks in action.

What: Demonstration of the CHAINworks tool suite for developing self-timed interconnect fabrics

Where: Design Automation Conference (DAC), San Francisco, CA, Silistix Booth #1714

When: July 24-27, 9AM-6PM Monday through Wednesday, 9AM-1PM Thursday

Contact:
Pat Corcoran
Cain Communications
503-284-1563

Email Contact





Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise