Altera's Stratix II FPGAs Provide Complete Design Security Solution for Protection of Intellectual Property

Stratix II and Stratix II GX Devices Are the Industry's Only High-Density, High-Performance FPGAs With Non-Volatile Design Security Feature

SAN JOSE, Calif., June 19 /PRNewswire-FirstCall/ -- Intellectual property (IP) protection has become a primary challenge in today's highly competitive commercial environment, as well as in government and military applications, which have an inherent need for elevated security. In response, Altera Corporation (NASDAQ: ALTR) today announced the availability of a comprehensive Stratix(R) II FPGA design security solution to protect IP. The easy-to-implement Stratix II design security solution uses advanced encryption standard (AES) along with a 128-bit non-volatile key, and is ideal for applications requiring design flexibility and protection.

As FPGAs advance in density, functionality and performance with each new process generation, designers are increasingly using them to perform critical system functions that were traditionally filled by ASICs or ASSPs. The Stratix II design security solution offers benefits for a number of applications and market environments:

    -- In areas where IP laws are not well enforced, the Stratix II design
       security feature enables IP protection, resulting in increased revenue
    -- The Stratix II design security solution allows different security keys
       to be programmed into different Stratix II devices, enabling product
       version control and customization.
    -- The ability to encrypt configuration files in Stratix II FPGAs ensures
       royalty income for IP vendors, since they can track exact IP usage.
    -- The tampering protection of the Stratix II design security solution
        prevents undesired modification of gaming machines.
    -- The Stratix II design security solution allows military customers to
       protect core technology and information, and prevent tampering.
    -- ASSP vendors can test market and adapt the functionality in their ASSPs
       via Stratix II FPGAs while protecting their IP.

"The non-volatile security provided by Stratix II FPGAs, as well as HardCopy(R) structured ASICs, allows us to deliver solutions that offer the security and cost effectiveness of ASSPs and the time-to-market and flexibility of programmable logic," said Peter Viereck, CEO of TPACK. "Because Stratix II FPGAs combine AES with industry-leading performance and density, we can offer comprehensive Ethernet/MPLS and Ethernet-over-SONET/SDH solutions that meet the most rigorous requirements."

Securing Your Devices With the AES Encryption Key

Stratix II and Stratix II GX devices are the industry's first FPGAs to support configuration bitstream encryption using the 128-bit AES and a non-volatile key. Selected by the National Institute of Standards and Technology (NIST) and adopted by the U.S. government to protect sensitive information, AES is the most advanced encryption algorithm available today. A user-defined AES key can be programmed into the 128-bit non-volatile key stored in Stratix II devices. The same key is used by Quartus(R) II design software to generate an encrypted configuration file stored in an external memory or configuration device. At power up, the memory or configuration device sends the encrypted configuration file to the FPGA and the device then uses the stored key to decrypt the file and configure itself. This Stratix II AES implementation is FIPS-197 certified. A comprehensive design security solution for Stratix II GX will be available in the third quarter of 2006.

Designers can easily implement the design security solution, which includes application notes and various on-board and off-board key programming methods, to suit different manufacturing flows. They can select from an EthernetBlaster cable, JTAG Technologies' ( in-system programming tools, System General's ( socket programming equipments, in-circuit testers and key programming services offered by major Altera distributors.

"Stratix II series FPGAs are the industry's only high-performance FPGAs supporting non-volatile design security," said David Greenfield, Altera's senior director of product marketing for high-end FPGAs. "Stratix II FPGAs deliver a secure approach that protects proprietary designs and IP using bitstream encryption, providing clear differentiation for customers looking to protect their IP investment."

To register for Altera's "How to Protect Your IP Using FPGA Design Security" net seminar, visit

For more information about the Stratix II design security feature, visit For more information on how to use the Stratix II design security feature, contact your local Altera sales representatives, For more information about Stratix II devices, visit For more information about Stratix II GX devices, visit

About Altera

Altera's programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at

NOTE: Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder.

    Editor Contact:
    Bruce Fienberg
    Altera Corporation
Email Contact

CONTACT: Bruce Fienberg of Altera Corporation, +1-408-544-6397, or
Email Contact

Web site:

Review Article Be the first to review this article

ClioSoft at DAC

Featured Video
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
Symposium on Counterfeit Parts and Materials 2018 at College Park Marriott Hotel & Conference Center MD - Jun 26 - 28, 2018
Concar Expo 2018 at Convention Hall II Sonnenallee 225 Berlin Germany - Jun 27 - 28, 2018
Nanotech 2019 at Tokyo Big Sight East Halls 4-6 & Conference Tower Tokyo Japan - Jun 30 - 1, 2018
INMMiC 2018 at university campus of Brive La Gaillarde France - Jul 5 - 6, 2018
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise