Tensilica Chief Scientist to Present at Multicore Expo; Grant Martin to Discuss "ESL Requirements for Configurable Processor-based Embedded System Design"

—(BUSINESS WIRE)—— Tensilica:

Who:   As a recognized industry leader, Tensilica offers the broadest 
       line of controller, CPU and specialty DSP processors on the 
       market today, in both an off-the-shelf format and with full 
       designer configurability. Grant Martin, Tensilica's chief 
       scientist, will discuss "ESL Requirements for Configurable 
       Processor-based Embedded System Design." This presentation 
       briefly surveys ESL and IP-based design, outlines the 
       requirements for supporting design with multiple configurable, 
       extensible processors, and sketches the characteristics of 
       possible solutions.

What:  Multicore Expo is a conference focused on providing design 
       engineers with the real tools they need to do their jobs. 
       Multicore Expo will focus on how to use microprocessor 
       architectures, as well as the software tools, operating 
       systems, and other tools of the trade.

When:  Grant Martin will give his presentation on Thursday March 23, 
       2006, at 11:00 a.m.
       The Multicore Expo takes place March 21 - 23.

Where: The Multicore Expo takes place at the Santa Clara Convention 
       Center in Santa Clara, California. For more information, visit 

About Grant Martin

Grant Martin is a Chief Scientist at Tensilica. Before that, Grant worked for Burroughs in Scotland for 6 years; Nortel/BNR in Canada for 10 years; and Cadence Design Systems for 9 years, eventually becoming a Cadence Fellow in their Labs. He received his Bachelors and Masters degrees in Mathematics (Combinatorics and Optimization) from the University of Waterloo, Canada, in 1977 and 1978. Grant is co-author of Surviving the SOC Revolution: A Guide to Platform-Based Design, 1999, and System Design with SystemC, 2002, and a co-editor of the books Winning the SoC Revolution: Experiences in Real Design, and UML for Real: Design of Embedded Real-Time Systems. In 2004, he co-wrote with Vladimir Nemudrov the first book on SoC design published in Russian by Technosphera, Moscow. Recently, he co-edited Taxonomies for the Development and Verification of Digital Systems (Springer, 2005), and UML for SoC Design (Springer, 2005). He has also presented many papers, talks and tutorials, and participated in panels, at a number of major conferences. He co-chaired the VSI Alliance Embedded Systems study group in the summer of 2001, and is currently co-chair of the DAC Technical Program Committee for Methods for 2005 and 2006. His particular areas of interest include system-level design, IP-based design of system-on-chip, platform-based design and embedded software. He is a senior member of the IEEE.

About Tensilica

Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.

Editors' Notes:

-- Tensilica and Xtensa are registered trademarks belonging to Tensilica Inc. All other company and product names are trademarks and/or registered trademarks of their respective owners.

-- Tensilica's announced licensees include ALPS, AMCC (JNI Corporation), Astute Networks, Atheros, ATI, Avago Technologies, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, MediaWorks, NEC Laboratories America, NEC Corporation, NetEffect, Neterion, Nippon Telephone and Telegraph (NTT), NVIDIA, Olympus Optical Co. Ltd., sci-worx, Seiko Epson, Solid State Systems, Sony, STMicroelectronics, Stretch, TranSwitch Corporation, u-Nav Microelectronics and Victor Company of Japan (JVC).

-- Editors interested in an interview with the company should contact: Erika Powelson, (831) 424-1811, erika@taniscomm.com.

For Tensilica
Erika Powelson, 831-424-1811 

Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
ASIC Design Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy