TransEDA announces PSL support in Assertain™

Los Gatos, CA and Eastleigh, UK - March 2nd, 2006 - TransEDA, the leader in Verification Closure Measurement solutions for electronic designs, today announces the availability of PSL language in Assertain, the innovative verification closure solution that delivers, in a single environment, total measurement and control of the digital design verification process.

Recently released with support for VHDL, Verilog and SystemVerilog designs and SystemVerilog Assertions (SVA), Assertain has been extended to now accept PSL assertions as well, in both VHDL and Verilog flavors.

Covering all front-end stages from original text specification through to validated RTL, Assertain helps manage the verification process, providing engineers with all necessary data to better control design verification, thereby enabling faster convergence toward sign-off coverage criteria.

Assertain seamlessly integrates rule, protocol and assertion checking; code and assertion coverage; design and assertion coverability analysis; test suite optimization and specification coverage using proven requirements traceability techniques.

Assertion coverage benefits
Including unique step and variable assertion coverage metrics, Assertain provides detailed coverage information on both SVA and PSL assertions with an accuracy that goes far beyond the basic pass/fail indication displayed by most simulators.

In this way Assertain enables precise measurements of how well assertions have been exercised by the test benches and how well they cover the RTL behavior they represent. Users can therefore get the greatest return on investment for the time spent writing and tuning assertions.

The cross-linked results from assertion, functional, code and FSM coverage are combined in a single, unified database that provides a clear view of how design verification is progressing.

Tool availability
Assertain is available now on Solaris and Linux platforms for VHDL, Verilog and SystemVerilog designs. Assertions can be expressed in PSL or in SVA.

For more information about the Assertain product line, contact your local TransEDA representative or email Email Contact.

About TransEDA
TransEDA is the leader in Verification Closure Measurement solutions for electronic designs. The company markets an advanced verification closure environment that takes advantage of both static and dynamic technologies to give engineers access to a unified view of their design verification progress.

Unique functionalities such as detailed assertion coverage, coverability analysis, specification coverage with impact analysis and automatic bus protocol checking, enhance traditional coverage and verification technologies to form an integrated Verification Closure Measurement solution.

TransEDA has offices in North America, Europe and Japan, plus local representatives in China, India, Korea, Singapore and Taiwan. For more information, visit

Press Contact
TransEDA - Marsha van den Heuvel - Phone +33 (0)231 533 013 - Email Contact

TransEDA, the TransEDA logo, Assertain and 'Verification from Concept to Reality' are registered trademarks of TransEDA Technology Ltd. All other trademarks are the property of their respective owners.


Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Featured Video
More Editorial  
Verification Engineer for Ambarella at Santa Clara, CA
Technical Support Engineer Germany/UK for EDA Careers at San Jose, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy