MediaTek Standardizes on Synopsys' HAPS-80 Prototyping System

HAPS-80 Delivers 2X Performance and 2X Capacity Compared to Prior Generation

MOUNTAIN VIEW, Calif., July 26, 2017 — (PRNewswire) — Synopsys, Inc. (Nasdaq: SNPS) today announced that MediaTek, a leading fabless semiconductor company, has adopted Synopsys' HAPS®-80 prototyping system, part of the Verification Continuum™ Platform, for their broad portfolio of next generation system-on-chips (SoCs). Verification Continuum is built from Synopsys' market-leading and fastest verification technologies providing virtual prototyping, static and formal verification, simulation, verification IP, emulation, prototyping and debug. HAPS-80, the industry's fastest prototyping system, delivers 2X performance and 2X capacity compared to the prior generation, enabling MediaTek to accelerate their software development and system validation tasks. In addition, MediaTek used HAPS ProtoCompiler to automate system partitioning and reduce their time-to-first prototype to weeks.

"As the complexity of SoC designs increases, including the amount of software to support these designs, we require a scalable and high-performance prototyping solution," said SA Hwang, general manager of Design Technology at MediaTek. "Synopsys, with the HAPS-80 prototyping solution, delivers the features our designers and validation teams require to execute a large number of software tests and perform real-world interface testing."

HAPS prototyping is a key part of the Synopsys Verification Continuum platform, which is focused on accelerating the entire verification and software development cycle and enabling faster time-to-market. MediaTek was able to quickly add HAPS to their verification environment and take advantage of HAPS' multi-design mode feature to prototype multiple design instances on HAPS, as well as connect multiple HAPS systems to support large designs. MediaTek also used HAPS ProtoCompiler, with built-in knowledge of the FPGAs used in the HAPS system, to automate system partitioning and accelerate their time-to-first prototype. In addition, MediaTek took advantage of the advanced waveform creation capability of HAPS prototypes to validate their SoC with the Synopsys Verdi® debug solution.

"Industry leaders like MediaTek increasingly require a high-performance prototyping solution to validate the connectivity and performance requirements of their SoCs," said Andrew Dauman, VP of engineering in Verification Group at Synopsys. "We continue our R&D collaboration with market leaders like MediaTek to deliver advanced FPGA-based prototyping hardware and software, focused on accelerating system validation, resulting in faster time-to-market for our customers."

Resources

Learn more about HAPS: http://www.synopsys.com/haps:

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:
Carole Murchison
Synopsys, Inc.
650-584-4632
carolem@synopsys.com

 

View original content: http://www.prnewswire.com/news-releases/mediatek-standardizes-on-synopsys-haps-80-prototyping-system-300494034.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
MediaTek
Web: http://www.synopsys.com




Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise