TSMC Reports Second Quarter EPS of NT$2.56

Hsinchu, Taiwan, R.O.C., July 13, 2017 - TSMC today announced consolidated revenue of NT$213.86 billion, net income of NT$66.27 billion, and diluted earnings per share of NT$2.56 (US$0.42 per ADR unit) for the second quarter ended June 30, 2017.

Year-over-year, second quarter revenue decreased 3.6% while net income and diluted EPS both decreased 8.6%. Compared to first quarter 2017, second quarter results represent an 8.6% decrease in revenue, and a 24.4% decrease in net income. All figures were prepared in accordance with TIFRS on a consolidated basis.

In US dollars, second quarter revenue was $7.06 billion, which decreased 5.9% from the previous quarter but increased 3.2% year-over-year. The NT dollar exchange rate against the US dollar in the second quarter 2017 has appreciated 2.8% from 1Q’17 and 6.6% from 2Q’16.

Gross margin for the quarter was 50.8%, operating margin was 38.9%, and net profit margin was 31.0%.

In the second quarter, shipments of 10-nanometer accounted for 1% of total wafer revenue; 16/20-nanometer process technology accounted for 26% of total wafer revenue; and advanced technologies, defined as 28-nanometer and more advanced technologies, accounted for 54% of total wafer revenue.

“In addition to supply chain inventory management and mobile product seasonality, the continuing unfavorable exchange rate further impacted our second quarter business,” said Lora Ho, SVP and Chief Financial Officer of TSMC. “Moving into third quarter, we expect our business will benefit from new product launches of TSMC 10-nanometer mobile devices. Based on our current business outlook, management expects overall performance for third quarter 2017 to be as follows”:

•Revenue is expected to be between US$8.12 billion and US$8.22 billion;

And, based on the exchange rate assumption of 1 US dollar to 30.3 NT dollars,

•Gross profit margin is expected to be between 48.5% and 50.5%;

•Operating profit margin is expected to be between 37% and 39%.




Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Teklatech: Work smart, Not hard
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
The 2017 International Test Conference at Fort Worth Convention Center Fort Worth TX - Oct 31 - 2, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise