Reed Relay with the world’s smallest footprint to be unveiled at Semicon West

Clacton-on-Sea, Jul 10, 2017  -- Pickering Electronics plan to release exciting new Reed Relay, the Series 120, at Semicon West 2017, on booth 5162.

The Pickering Series 120 is a range of Single Pole (1 Form A) reed relays that will require a board area of only 4mm x 4mm, making it the highest packing density currently available, taking up the smallest board area ever.

Two switch types are available, a general purpose sputtered ruthenium switch rated for up to 20 Watts, 1 Amp and a low level sputtered ruthenium switch rated at 10 Watts, 0.5 Amps.

These are the same reed switches as used in many other long established Pickering Electronics ranges but are orientated vertically within the package, allowing this very high density. The small size of the package does not allow an internal diode. Back EMF suppression diodes are included in many relay drivers but if they are not, and depending on your drive methods, these may have to be provided externally.

The relays feature an internal mu-metal magnetic screen. Mu-metal has the advantage of a high permeability and low magnetic remanence and eliminates problems that would otherwise occur due to magnetic interaction. Relays of this small size without magnetic screening would be totally unsuitable for applications where dense packing is required.

The image to the right has a total of 406 Series 120 relays on an example high density module, illustrating the packing density of these extremely small Reed Relays.

The device has pins on a 2mm square pitch. There are suitable connectors available from some manufacturers, both SMD and Through Hole, that will allow these relays to be stacked in either a row or in a matrix on a 4mm pitch.

To learn more about this industry changing Reed Relay visit Pickering Electronics in booth 5162 at Semicon West 2017 this July.

URL:   http://www.pickeringrelay.com/2017/06/29/series-120-reed-relay/?utm_campaign=New%20120&utm_source=PR

 

 




Review Article Be the first to review this article
CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise