Rambus Partners With Samsung to Develop 56G SerDes PHY on 10nm LPP Process

Solution brings scalable ADC-based architecture quickly to networking market, supporting transition to 400GbE Ethernet

SUNNYVALE, Calif. — (BUSINESS WIRE) — April 20, 2017Rambus Inc. (NASDAQ: RMBS) today announced that it is partnering with Samsung Electronics for its recently launched 56G SerDes PHY to be developed on Samsung’s 10nm LPP (Low-Power Plus) process technology.

The industry-leading 56G SerDes PHY delivers enterprise-class performance across the challenging signaling environments typical of high-speed communication systems and provides PAM-4 and NRZ signaling with a scalable ADC-based (analog-to-digital converter) architecture. This new, flexible architecture addresses the long-reach backplane requirements for the industry transition to 400 GB Ethernet applications.

“There is a demand for increased bandwidth and higher performance systems with the rise of data across enterprise applications,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces Division. “Our partnership with Samsung enables us to bring more solutions quickly to market that address the process, power and performance challenges of today’s complex data centers. We are pleased Samsung has selected to work with us, following our successful partnership of the 28G SerDes PHY on their 14nm LPP process technology.”

“Network application is one of our key segments of focus and the composition of our 10LPP network solution and the Rambus 56G solution will be the most competitive choice for high-performance and low-power consumption,” said Ryan Lee, vice president of the Foundry Marketing Team at Samsung Electronics. “Rambus has been a long-term strategic partner with Samsung for high-speed SerDes IP, and this 56G SerDes collaboration will pave the way for the explosive data processing requirements to come.”

The Rambus industry-standard interface offerings are high-quality, complete PHY solutions designed with a system-oriented approach to maximize flexibility in today’s most challenging system environments. For additional information, please visit  http://www.rambus.com/serdes.

For additional information on Rambus products and solutions, please visit rambus.com.

Follow Rambus:

Company website:  rambus.com

Rambus blog:  rambus.com/blog

Twitter:  @rambusinc

LinkedIn:  www.linkedin.com/company/rambus

Facebook:  www.facebook.com/RambusInc

About Rambus Memory and Interfaces Division

The Rambus Memory and Interfaces Division develops products and services that solve the power, performance, and capacity challenges of the communications and data center computing markets. Rambus enhanced standards-compatible and custom memory and serial link solutions include chips, architectures, memory and SerDes interfaces, IP validation tools, and system and IC design services. Developed through our system-aware design methodology, Rambus products deliver improved time-to-market and first-time-right quality.

About Rambus Inc.

Rambus creates innovative hardware and software technologies, driving advancements from the data center to the mobile edge. Our chips, customizable IP cores, architecture licenses, tools, software, services, training and innovations improve the competitive advantage of our customers. We collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation labs. Our products are integrated into tens of billions of devices and systems, powering and securing diverse applications, including Big Data, Internet of Things (IoT), mobile, consumer and media platforms. At Rambus, we are makers of better. For more information, visit rambus.com.



Contact:

Rambus Inc.
Agnes Toan, 408-462-8905
Corporate Communications
Email Contact




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaIP Showcase
by Peggy Aycinena
Sonics: Leading the industry by example
More Editorial  
Jobs
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise