AMAZING IMPROVEMENT OF POWER AND DENSITY FOR RFID CHIPS WITH STANDARD CELL LIBRARIES AT 180 NM

September 26, 2016 - Grenoble, France - For RFID Tags, dynamic power is a critical factor as the capability for lower power translates immediately into a wider range of detection (RFID tag read range) and/or a highest identification rate in the same range.

The main degree of freedom to improve power and area of RFID tag is located in the digital block.

The  SESAME eLC standard cell library enables up to 50% savings of dynamic power when compared to any other logic library available at 180 nm. Such a comparison must be based on the  Motu uta v6.0 benchmark with its Tsunami testbench (see results below), providing a quick and simple way to the expected improvement of overall performances of RFID tags.

Figure 1: SESAME eLC versus a free library - Dynamic power comparison at TSMC 180 nm G

Standard cell optimization

Post-synthesis results, based on Motu-Uta V6 RTL benchmark – worst case conditions (SS 1.62 V 125°C )

Conversely, if area saving is more critical,  SESAME uHD library represents the best trade-off between high density and low power consumption. This library, which proudly claims to be the densest library available at 180nm, enables up to 25% area reduction (see figure below). For RFID chip dominated by its digital area, the overall area saving represents the decisive incentive to opt for SESAME uHD library.

Figure 2: SESAME uHD versus free library - Silicon area comparison at TSMC 180 nm G

Standard cell optimization

Post-synthesis results, based on Motu-Uta V6 RTL benchmark – worst case conditions (SS 1.62 V 125°C )

I want more information about your standard cell libraries at 180 nm




Review Article Be the first to review this article

Aldec Simulator Evaluate Now

Featured Video
Jobs
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Acoustic Systems Test Engineer for Cirrus Logic, Inc. at Austin, TX
Senior Formal FAE Location OPEN for EDA Careers at San Jose or Anywhere, CA
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Design Verification Engineer for Cirrus Logic, Inc. at Austin, TX
Upcoming Events
IC Open Innovation Panel During REUSE 2017 at Santa Clara Convention Center 5001 Great America Parkway Santa Clara CA - Dec 14, 2017
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise