KYOCERA Develops Multilayer Ceramic Capacitors with Industry-Leading Volumetric Efficiency Ideal for Smartphones

New MLCCs offer world’s highest capacitance — 4.7µF in 0201 case size and 0.47µF in 01005 case size

KYOTO, Japan — (BUSINESS WIRE) — September 27, 2016 — Kyocera Corporation (NYSE: KYO)(TOKYO:6971) today announced that it has developed multilayer ceramic capacitors (MLCCs) with industry-leading capacitance for use in telecommunication equipment including smartphones. The new 4.7μF MLCC in a 0201 case size and the 0.47μF MLCC in a 01005 case size deliver double the capacitance of the conventional 0201 and 01005 MLCCs while maintaining the same sizes enabling greater device functionality in a smaller space. Both will be available on a sample basis in October 2016.

This Smart News Release features multimedia. View the full release here: http://www.businesswire.com/news/home/20160927005619/en/

Kyocera's new MLCCs in 0201(left) and 01005 (right) with scale showing 0.5mm increments (Photo: Busi ...

Kyocera's new MLCCs in 0201(left) and 01005 (right) with scale showing 0.5mm increments (Photo: Business Wire)

 
    0201 size MLCC   01005 size MLCC
Product name CM03X5R475M06A CM02X5R474M06A
Size 0.6×0.3×0.3mm 0.4×0.2×0.2mm
Characteristics X5R (EIA) X5R (EIA)
Capacitance 4.7μF 0.47μF
Tolerance M (±20%) M (±20%)
Rated voltage 6.3V DC 6.3V DC
Production facility   Kagoshima Kokubu Plant (Japan)   Kagoshima Kokubu Plant (Japan)
 

1 | 2  Next Page »



Review Article Be the first to review this article
Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Real Intent: Leveraging on Investments
More Editorial  
Jobs
Field Application Engineer for Teradyne Inc at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
CODES+ISSS 2017, Oct 15-20, 2017, Lotte Hotel, Seoul, South Korea at Lotte Hotel Seoul Korea (North) - Oct 15 - 20, 2017
DVCon 2017 Europe, Oct 16 - 17, 2017, Munich, Germany at Holiday Inn Munich City Centre Munich Germany - Oct 16 - 17, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise