eMemory Receives TSMC IP Partner Award

Hsinchu, Taiwan - Sep. 23, 2016 – eMemory, the global leader in logic-based embedded non-volatile memory (Logic NVM) announced today that it has received TSMC’s Open Innovation Platform® (OIP) IP Partner Award again. The selection was made based on comprehensive consideration and judgment. TSMC has honored eMemory with this award since 2010, rewarding eMemory’s commitment to offering comprehensive logic NVM IPs in a variety of TSMC processes.

“eMemory’s comprehensive IPs have consistently received high appraisals from our mutual customers,” said Suk Lee, TSMC Senior Director of Design Infrastructure Marketing. “This award recognizes eMemory’s ability to provide high-quality logic NVM IPs as well as excellent technical support and customer service.”

eMemory President Rick Shen said, " We are honored to win the TSMC Open Innovation Platform's Partner of the Year Award in the categories of Specialty Embedded Memory IP again this year. With our long-term partner TSMC, we will continue to devote our efforts to providing flexible logic NVM solutions with user-friendly interfaces across a wide range of process platforms."

The eMemory partnership with TSMC began in 2003 and has seen the implementation of logic NVM solutions including NeoBit, NeoFuse, NeoEE, and NeoMTP across a range of TSMC process platforms. eMemory’s efforts to develop NVM solutions in advanced process have resulted in significant achievements this year, with the NeoFuse IP completing qualification in the 16FF+ process and currently undergoing qualification in the 16FFC process. 

To date, over 260 of eMemory’s silicon IPs have been deployed on TSMC’s Open Innovation Platform®. eMemory has completed more than 1,000 new tape-outs, and a total of nearly 8 million embedded eMemory silicon IP wafers have been employed in various TSMC manufacturing process platforms for a broad range of applications, including IoT, smartphone, automotives, and consumer electronics.




Review Article Be the first to review this article
CST: Webinar November 9, 2017

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
ARM TechCon 2017 at Santa Clara Convention Center Santa Clara CA - Oct 24 - 26, 2017
MIPI DevCon Bangalore 2017 at The Leela Palace Bengaluru India - Oct 27, 2017
MIPI DevCon Hsinchu City 2017 at Sheraton Hsinchu Hotel Taiwan - Oct 31, 2017
CST: Webinar series
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise