Media Alert: Analog Bits to Deliver Two Presentations on 16nm IP at TSMC Open Innovation Platform(R) Ecosystem Forum

SANTA CLARA, CA--(Marketwired - September 22, 2016) - Analog Bits ( www.analogbits.com), the semiconductor industry's leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be presenting on two topics at the TSMC Open Innovation Platform (OIP) Ecosystem Forum. The first presentation will discuss a novel approach to keeping size small and power low, resulting in de-risking SOC development while providing increased flexibility. The second presentation, delivered jointly with Mentor Graphics, will discuss design and verifications techniques for SERDES IP development on the latest 16FFC process geometry. Analog Bits will also be demonstrating the latest low-power mixed signal IP, including their industry leading multi-standard SERDES at booth 302.

WHAT: Analog Bits latest 16nm FFC Mixed Signal IP products

SERDES IP Products

  • Half-power SERDES IP supporting PCIe Gen 3/4, HMC 2.0, 10G-KR.

Clocking IP Products

  • Wide range, Fine resolution and Customizable PLL & DLL IP cores

Sensors IP Products

  • On-die sensors for real-time monitoring of Process, Voltage and Temperature (PVT)

WHEN: September 22, 2016

13:00 - 13:30: IP Track Presentation

  • Mahesh Tirupattur, Executive Vice President, Analog Bits
  • Silicon-proven, low power IP for TSMC 16nm FFC for Automotive to Datacenter SOC's

17:00 - 17:30 EDA Track Presentation

  • Alan Rogers - President & CTO, Analog Bits
  • Design and Verification of 16nm FFC Low Power SERDES for Datacenter and Automotive Applications

10:30 - 18:30: Ecosystem Pavilion, Booth 302

WHERE: TSMC 2016 Open Innovation Platform® Ecosystem Forum

San Jose McEnery Convention Center

150 West San Carlos St.

San Jose, CA 95113

About Analog Bits: Founded in 1995, Analog Bits, Inc. ( www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O's as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working" with foundries and IDMs.




For more information, please contact:
Will Wong
650-314-0200

Email Contact





Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Jobs
Verification Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Engr, Elec Des 2 for KLA-Tencor at Milpitas, CA
Senior FPGA Designer for Fidus Electronic Product Development at Fremont, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy