World’s first Chinese AVS2 decoder IP release by Chips&Media

Sep 1, 2016 - Chips&Media Inc. released today its new AVS2 hardware decoder IP, WAVE515 which is one of the 2nd generation UHD video IP WAVE5 series.

AVS2 was officially released on May 2016 as Chinese next-generation video standard for Ultra HD broadcasting industry. Yet AVS2 hardware implementation has not been introduced, so this release of WAVE515 decoder IP is the industry’s first, and Chips&Media strengthens its position in the market as leading video IP provider.

Mr. Wang Banghu, industry executive of AVS Industry Alliance said, \"WAVE515 is the first AVS2 decoder IP available to the market and many SoC customers are waiting for AVS2 IP to be integrated into their next generation SoC platform\"

AVS+ became Chinese broadcasting industry standard in 2012, and CCTV all HD channels and Satellite broadcasting have been used AVS+ encoding since 2014, which rapidly stimulate the coverage of AVS+ in China. The new version AVS2 which has over 2 times better encoding efficiency than AVS+ will be firstly used in OTT UHD video service and will have trial broadcasting in 2017. In 2018 World Cup, AVS2 will be used for broadcasting.  AVS2 is expected to play a very important role not only in UHD broadcasting, but also in surveillance applications.

WAVE515 features best in class decoding performance. It is not just standard add-up, but sophisticated integration of AVS2 to the existing HEVC(H.265) and VP9 decoder IP platform by making most of the hardware blocks be optimally shared and by minimizing increase of silicon size. It is capable of decoding up to 4K(3840x2160) 60fps 4:2:0 8bit/10bit for all the standards (HEVC, VP9, and AVS2) and even multiple decoding of three different video formats at the same time.

The architecture is extendable to 8K resolution support. WAVE515 is pre-configurable to meet specific customer demands, i.e HEVC and AVS2 decoder IP. Lossless Frame buffer compression called CFrame™ and Down-Scaler are embedded technology to save bandwidth. Also, operation with a very low clock frequency realizes super low power IP.

Chips&Media ever introduced HEVC decoder IP WAVE510 and HEVC/VP9 decoder IP WAVE512 in 2016 as the second-generation WAVE5 series.




Review Article Be the first to review this article
CST: Webinar

Aldec Simulator Evaluate Now

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
The Future: EDA Hiring faces Headwinds
Peggy AycinenaIP Showcase
by Peggy Aycinena
Happy Talk: CEOs, Celebrity, Seasoning
More Editorial  
Jobs
RF IC Design Engineering Manager for Intel at Santa Clara, CA
Senior DSP Firmware Engineer for Cirrus Logic, Inc. at Austin, TX
DSP Tools Engineer for Cirrus Logic, Inc. at Austin, TX
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
Essentials of Electronic Technology: A Crash Course at Columbia MD - Jan 16 - 18, 2018
Essentials of Digital Technology at MD - Feb 13 - 14, 2018
IPC APEX EXPO 2018 at San Diego Convention Center San Diego CA - Feb 24 - 1, 2018
CST: Webinar series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: IoTPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise