Semiconductor IP Issues that Keep You Up at Night: Sept. 14 Panel
| | Rate | Review | Notices

Up All Night Join the ESD Alliance on Wednesday, September 14th for an evening of networking and discussion about the challenges faced by IP providers and users in the fastest growing section of the semiconductor industry, the intellectual property market.  
 
The evening will open with an introduction by IP industry veteran Warren Savage, chair of the ESD Alliance's Semiconductor IP Working Group and General Manager of the IP Division of Silvaco, followed by a panel with experts Eric Stein from PwC and Rob Ballow from KPMG. [ Panelist Bios.]
 
The massive amount of IP reuse involved in building a modern SoC has created a "big data" problem that is poorly managed by industry standards or methodologies. Instead, IP companies face the situation where their IP may be used without the proper license leading to millions of dollars of lost revenue.  Semiconductor companies face different issues but equally troubling as their engineers may inadvertently expose them to potentially huge liabilities as a result of "accidentally" reusing a core without the proper license.  Mr. Savage will discuss the commonly used practices used in the industry today and also discuss new technologies that may help both buyers and sellers sleep better. 
 
Our panel of leading authorities on IP compliance from two of the biggest auditing firms will then share their experiences on the best practices they see in the market today and provide advice for audience members that can be put into practice at their own companies.  Bring your hard questions!
 
Please join us at 6 pm for networking, food and beverages prior to the introduction and panel, which will begin at 7:00. [ Additional details and registration]

REGISTER

Date: Wednesday, September 14, 2016
Time: 6:00 PM - 8:30 PM
Location: Silvaco
Building 3
4701 Patrick Henry Dr.
Santa Clara, CA 95054 
Cost: ESD Alliance Members - No Charge
Non-Members - $40 

The ESD Alliance is 'Where Electronics Begins.'
The Electronic System Design (ESD) Alliance, an international association of companies providing goods and services throughout the semiconductor design ecosystem, is a forum to address technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design industry as a vital component of the global electronics industry. For more information about the ESD Alliance, visit http://www.esd-alliance.org.



Review Article Be the first to review this article
 True Circuits: Ultra PLL

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy